CrawlJobs Logo

Principal Engineer, Firmware Verification Engineering

sandisk.com Logo

Sandisk

Location Icon

Location:
United States , Milpitas

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

131378.00 - 186093.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

As Principal firmware verification engineer, you will be part of firmware verification team that design and develop tests in Python to verify SSD firmware designs for each firmware feature. This position is specifically to focus on verification and validation of SSD firmware security features. You will be working closely with product security architects and firmware engineers to create a comprehensive firmware verification test for SSD security features. In this role, you will be contributing to test strategy, test development, integrating the tests using various development platforms, deploying it on firmware verification lab for regression runs and perform failure analysis.

Job Responsibility:

  • Collaborate closely with firmware engineers & architects on product architecture and designs to define the comprehensive verification plan to validate each SSD security features.
  • Design, Develop and Integrate the tests on SSD products in roadmap.
  • Conduct test plan reviews and code reviews to ensure the tests are scalable and meeting the requirements.
  • Participate in driving failure analysis and collaborate with integration/execution engineers for test deployment.
  • Work with firmware engineers, understand the logs/events to triage and debug test failures.

Requirements:

  • BS/MS degree in Computer Science or related field
  • BS + 7 years or MS +6 years of related experience in storage, semiconductor, or non-volatile memory development
  • Passion for Storage technology and secure product development.
  • Demonstrated experience in product security engineering with a focus on validation of product security algorithms and feature sets.
  • Proficiency in security protocols or specification such as TCG Opal/Ruby/Pyrite, IEEE1667, SPDM etc.
  • Proficiency on applied cryptography and security including knowledge on secure boot, device attestation and user data encryption.
  • Strong architectural review skills with the ability to provide guidance and review test development efforts and test coverage.
  • Comprehensive understanding of embedded software fundamentals and Storage fundamentals with Knowledge on NVMe/PCIe specification
  • Knowledge on Git, CI & source code management flow and agile development practices.
  • Strong programming skills with experience in Python, C, or C++ programming
  • Exceptional written and verbal communication skills.
What we offer:
  • Short-Term Incentive (STI) Plan
  • Long-Term Incentive (LTI) program (restricted stock units or cash equivalents)
  • RSU awards for eligible new hires
  • paid vacation time
  • paid sick leave
  • medical/dental/vision insurance
  • life, accident and disability insurance
  • tax-advantaged flexible spending and health savings accounts
  • employee assistance program
  • other voluntary benefit programs (supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity)
  • tuition reimbursement
  • transit
  • the Applause Program
  • employee stock purchase plan
  • Sandisk's Savings 401(k) Plan.

Additional Information:

Job Posted:
February 18, 2026

Expiration:
May 11, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Sandisk - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Principal Engineer, Firmware Verification Engineering

Principal Electrical Engineer

We are seeking a highly experienced and technically driven Principal Electrical ...
Location
Location
United States , Plymouth
Salary
Salary:
Not provided
blackrockneurotech.com Logo
Blackrock Neurotech
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.S. in Electrical Engineering, Biomedical Engineering, or related field
  • 10+ years of experience in electrical design for active implantable medical devices (AIMDs), such as neurostimulators, pacemakers, or cochlear implants
  • Proven track record designing low-noise analog front ends, stimulation circuits, power management, and wireless telemetry (RF and inductive coupling)
  • Deep knowledge of implant power and safety considerations
  • Familiarity with closed-loop control systems and physiological signal acquisition
  • Experience operating within a quality system supporting Class III systems
  • Proficient in analog/digital mixed-signal design tools (e.g., SPICE, Altium, Cadence)
  • Strong understanding of embedded systems interfaces (SPI, I²C, UART)
  • Experience with simulation, modeling, and reliability analysis (Monte Carlo, tolerance analysis)
  • Knowledge of relevant standards: ISO 14708, IEC 60601, ISO 14971, ISO 13485, FDA Class III design controls
Job Responsibility
Job Responsibility
  • Develop circuit-level designs for ultra-low-power analog front ends, stimulation drivers, power management, and telemetry interfaces
  • Define and maintain electrical requirements, design specifications, and interface documents
  • Lead the design of production test equipment and processes
  • Perform schematic capture, circuit simulation, component selection, and PCB layout guidance for implantable and external system electronics
  • Collaborate with firmware and algorithm teams to enable closed-loop control of stimulation based on sensed physiological signals
  • Drive prototype development, bench testing, and design characterization for implantable hardware
  • Provide technical leadership to multidisciplinary design teams and mentor junior engineers
  • Champion design best practices, design for reliability (DfR), and design for manufacturability (DfM)
  • Driving verification and validation (V&V) activities, including unit, integration, and system-level testing to ensure reliability and traceability
  • Lead design verification testing (DVT) and verification planning to ensure compliance with medical device standards and safety requirements
  • Fulltime
Read More
Arrow Right

Principal Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • 9+ years of experience in creating simulation environments, developing tests, and debugging for multiple silicon IP's or systems
  • 5+ years’ industry experience of chip and/or computer architecture
  • 5+ years industry experience in Verilog or VHDL, C/C++, and scripting language such as Python, Ruby or Perl
  • CPU or Graphics core verification experience
  • In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure
Job Responsibility
Job Responsibility
  • Creation of complex verification environments and tests, pre-silicon functional verification at the block, chip and system level, reference modeling and post-silicon validation
  • Interact with architects and design engineers to create verification plans covering strategy, test environments & tests, and verification requirements for IP/SS/SOC level verification
  • Create and drive test-plans and test development to provide complete features coverage
  • Develop and implement technical solutions to complex quality and design challenges
  • Develop verification components like scoreboards, sequences, constraints, assertions and functional coverage
  • Triage and debug testbench, simulation, and emulation fails
  • Develop Makefiles and scripts for scalable and efficient verification
  • Apply Agile development methodologies including code reviews, sprint planning, and frequent deployment
  • Collaborate with teams across sites and geographies
  • Fulltime
Read More
Arrow Right

Principal Engineer, Software Development Engineering

We are looking for a Principal Engineer to contribute to the firmware developmen...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree (BE/ME/M.Tech) in Computer, Electronics, Electrical, IT Engineering or a related discipline
  • Minimum of 10 years’ experience in embedded firmware development
  • Extensive programming expertise in C/C++ for RTOS-based embedded systems
  • Programming expertise in Python
  • Familiarity with NAND flash and/or any other non-volatile storage technologies
  • Proven ability to analyze complex firmware and FPGA based hardware issues
  • Advanced debugging proficiency utilizing tools such as logic analyzers and protocol analyzers
  • Strong understanding of software design principles, real-time operating systems, and hardware-software integration
  • Comprehensive experience with storage protocols including UFS, eMMC, SD, and PCIe
  • Demonstrated skills in creative problem-solving and innovation
Job Responsibility
Job Responsibility
  • Design and implement firmware for UFS validation host products utilizing C and C++
  • Collaborate effectively with cross-functional teams throughout all stages of product development
  • Develop robust debug infrastructure to facilitate rapid identification and resolution of failures
  • Create applications for the collection and analysis of diagnostic data, including debug logs and event information
  • Review system and board-level specifications to confirm that firmware features, verification protocols, and diagnostic requirements are attainable and thoroughly integrated
  • Establish procedures to detect embedded system design issues early in the product development cycle
  • Lead efforts to resolve issues and enhance product stability, supporting consistent, high-quality internal product development
  • Provide guidance and mentorship to junior engineers as required
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Principal Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or related field
  • Minimum 6 years of experience in bare metal firmware development and silicon testing
  • Strong understanding of digital design (RTL) and mixed-signal integration principles
  • Experience with structured firmware development, verification, and documentation processes
  • Proficiency in project execution, from initial specification through to final testing and validation
  • Knowledge of SerDes standards and scripting (Shell/Python) is a strong advantage
Job Responsibility
Job Responsibility
  • Designing, developing, and testing bare metal firmware for advanced mixed-signal ASICs, with a focus on high-speed SerDes products
  • Collaborating with analog and digital teams to define specifications and integration requirements for IP blocks and system-on-chip (SoC) solutions
  • Executing structured firmware development processes, including verification and thorough documentation of design flows
  • Performing functional and performance tests on prototype test-chips to ensure robust operation and compliance with design specifications
  • Supporting customer teams by providing technical expertise, troubleshooting, and guidance throughout the product lifecycle
  • Contributing to project planning, tracking milestones, and ensuring timely delivery of high-quality deliverables
  • Engaging in continuous learning to stay abreast of industry advancements in SerDes standards, scripting, and digital design methodologies
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • Time Away in addition to company holidays, we have ETO and FTO Programs
  • Family Support maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Retirement Plans save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Principal Systems Engineer

Delve is seeking an industry-savvy Principal Systems Engineer to guide product d...
Location
Location
United States
Salary
Salary:
Not provided
delve.com Logo
Delve
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in engineering (Mechanical, Electrical, Biomedical, or related field)
  • 10+ years of experience in the medical device industry
  • Experience developing FDA-regulated Class II and/or Class III electromechanical devices (or equivalent design-controlled products)
  • Experience in clinical and/or patient-care settings
  • Familiarity with regulated industry standards such as ISO 13485 and IEC 62304
  • Ability to travel up to 10% domestically
Job Responsibility
Job Responsibility
  • Define system architecture, architectural decomposition, and subsystem allocation
  • indirectly lead cross-functional teams of designers, engineers, and technicians to deliver technical project outcomes
  • Identify, assess, and manage technical risks using a data-driven approach
  • partner with project leadership to prioritize mitigation strategies and lead trade-off discussions balancing stakeholder needs, manufacturability, serviceability, quality, and cost
  • Translate user needs, regulatory requirements, and commercial standards into tailored systems frameworks, requirements, and specifications
  • establish and maintain design traceability using digital tools
  • Provide systems engineering leadership (e.g., interface specifications) to guide design inputs and objectively evaluate outputs across hardware, software, firmware, digital, and industrial design teams
  • Collaborate with Program Management and Quality to create and maintain product development plans and ensure achievement of program milestones, including the creation and review of design control artifacts in alignment with applicable QMS requirements
  • Represent Quality Engineering stakeholder needs (Delve and/or client), ensuring compliance across regulatory, clinical, marketing, and design partners and contributing to a robust Design History File (DHF)
  • Lead planning and execution of design verification and validation
  • Fulltime
Read More
Arrow Right
New

Graduate PET-CT Radiographer

We have a fantastic opportunity for a newly qualified Graduate Radiographer to j...
Location
Location
United Kingdom , Sidcup
Salary
Salary:
34650.00 GBP / Year
alliancemedical.co.uk Logo
Alliance Medical Ltd
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSc/MSc in Radiography or other recognised qualification
  • Current UKHCPC Registration or be eligible for/in the registration process for UKHCPC
  • Final year undergraduate Radiography student (pending HCPC registration) or have less than 1 year post qualified experience
  • Hep B immunisation
  • Satisfactory completion of pre-employment screening checks (Identity, right to work in the UK, Professional registration and qualifications, Employment history and references, Criminal record and barring, Occupational health assessments)
Job Responsibility
Job Responsibility
  • Working with a dedicated team of Senior Radiographers/Technologists/Radiographers, Assistant Practitioners, HCAs, and administrative staff
  • IV cannulate patients
  • Follow Graduate Preceptorship scheme and Clinical Competency Pathway
  • Gain experience in PET-CT
What we offer
What we offer
  • Graduate training scheme
  • Clinical Competency Framework
  • Essential training provided
  • Access to PET-CT Academy supported by the Christie School of Oncology
  • Salary increase as you progress through training
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy