CrawlJobs Logo

Principal Development Engineer

Switzerland, Opfikon, Zurich · Job Posted December 07, 2025
Apply Position
Job Link Share

Job Description

Ready to join a team of visionaries who is dedicated to solving one of humankind’s greatest challenges? Climeworks is a leading high-quality carbon removal provider, combining decades of expertise in Direct Air Capture (DAC) technology with a holistic approach to carbon removal solutions. Climeworks advises companies on their carbon removal strategies and provides tailored portfolios of nature-based and engineered approaches, offering end-to-end services to help achieve net-zero goals. The company runs the world's first two DAC plants in Iceland, demonstrating its core commitment to high-quality carbon removal that is backed by over 15 years of pioneering research, development, and deployment. By advancing the most reliable solutions in the market, Climeworks accelerates the global transition to net zero, unlocking economic value for businesses, governments, and society. We foster a dynamic environment and are building a global purpose driven team. We are looking for disruptive thinkers, passionate achievers and inspiring leaders that are ready to take on the world’s greatest challenge.

Job Responsibility

  • Lead the development of next-generation CO₂ collector system architectures, integrating sorbent and process requirements into scalable, manufacturable solutions
  • Drive the prototyping and testing of novel collector concepts and subsystems, overseeing the full lifecycle from ideation to final validation
  • Design and lead complex experimental campaigns to de-risk technologies and accelerate development timelines
  • Act as a key interface between sorbent science, process engineering, mechanical design, and industrialisation
  • Ensure seamless integration of material and process properties into mechanical systems
  • Champion cross-functional collaboration to scale technologies from lab to industrial deployment
  • Monitor industry trends and emerging technologies, identifying opportunities for differentiation
  • Actively contribute to Climeworks’ intellectual property portfolio and help shape our innovation strategy
  • Mentor senior and junior engineers, fostering a culture of technical excellence, creativity, and continuous learning
  • Set engineering standards and ensure best practices in design, prototyping, and documentation
  • Lead strategic initiatives and cross-functional programs, managing technical and non-technical risks, aligning stakeholders, and ensuring delivery against ambitious goals
  • Document key learnings and failures to continuously improve innovation cycles

Requirements

  • Advanced degree (PhD or Master’s) in Mechanical Engineering, Chemical Engineering, Process Engineering, or a related field
  • 10+ years of experience in developing complex industrial equipment, ideally involving steam, vacuum, and thermal systems
  • Proven history of leading innovation in hardware development, from lab-scale prototypes to industrial-scale systems
  • Deeply knowledgeable in design-for-manufacture, industrialisation, and scaling of hardware systems
  • Proficient in CAD tools (preferably SolidWorks)
  • Experience with sorbents, adsorption/desorption processes, or thermal separation technologies
  • Trusted technical leader who inspires teams and drives alignment across disciplines
  • Communicates effectively with diverse stakeholders
  • Brings an entrepreneurial mindset

What we offer

  • 25 paid vacation days every year, plus public holidays
  • Hybrid work setup and up to 4 weeks of remote work annually within any EU country
  • Fair base pay paired with an equity package
  • Inclusive parental leave
  • Dedicated budget to invest in your professional growth
  • Referral Rewards

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Principal Development Engineer

8 matching positions

Mobile Development - Principal Engineer

The Development Manager (L10) leads end-to-end delivery of enterprise technology...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
pepsico.com Logo
Pepsico
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Engineering, or related field
  • 10+ years of software engineering experience
  • 4+ years in engineering/program management leadership roles
  • Strong expertise in Java / Spring Boot
  • Microservices architecture
  • Azure Cosmos DB
  • Native iOS / Android app ecosystems
  • Experience leading enterprise-scale cross-functional technology programs
  • Strong knowledge of Agile, Scrum, SAFe, and DevOps practices
Job Responsibility
Job Responsibility
  • Lead large-scale enterprise programs across multiple development teams
  • Define delivery roadmap, milestones, dependencies, and release plans
  • Manage cross-functional execution across engineering, QA, DevOps, product, and business teams
  • Ensure alignment between technology delivery and business priorities
  • Oversee design and implementation of scalable Java/Spring Boot microservices
  • Govern architecture standards for distributed cloud-native applications
  • Ensure best practices in API design, resiliency, observability, and security
  • Direct data architecture for Azure Cosmos DB solutions
  • Oversee partition strategy, indexing, query optimization, and replication models
  • Ensure scalability for global high-volume transactional systems
  • Fulltime
Read More
Arrow Right

EC&I Designer, Engineer, Senior Engineer, Principal Engineer

Step into a career-defining role with Actemium Design, specialists in engineerin...
Location
Location
United Kingdom , Chorley and Whitehaven
Salary
Salary:
Not provided
vinci-energies.com Logo
VINCI Energies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Relevant engineering degree (e.g., electrical, electronic, control, instrumentation), HNC/HND, or equivalent professional experience in EC&I design/engineering
  • Solid understanding of CAD design, industrial electrical systems, instrumentation, and controls design
  • Experience producing and reviewing EC&I schematics, wiring diagrams, loop drawings, cable schedules, and panel layouts
  • Proficiency in relevant software (e.g., AutoCAD, EPLAN, Amtech/Trimble, or similar tools)
  • Knowledge of UK electrical standards and good practice
  • Proactive, organised, and adaptable approach with strong teamwork and communication skills
  • For senior/principal roles: proven ability to lead projects, mentor others, and act as technical authority on EC&I design solutions
  • Full UK driving licence or ability to travel to client sites as required
Job Responsibility
Job Responsibility
  • Develop, review, and improve Electrical, Control & Instrumentation (EC&I) designs for nuclear and non-nuclear projects
  • Carry out detailed engineering calculations, equipment sizing, instrument selection, and preparation of technical documentation (drawings, schedules, data sheets, specifications)
  • Collaborate with multi-disciplinary teams (mechanical, process, project management) to ensure seamless integration and delivery
  • Engage with clients, and site teams to clarify requirements, resolve technical queries, and drive engineering excellence
  • Mentor and support junior engineers/designers, championing knowledge-sharing and continuous improvement
What we offer
What we offer
  • Competitive salary package depending on role and experience
  • Pension contributions
  • Discretionary annual bonus
  • Heath Shield plan
  • 26 days holiday plus bank holidays
  • EV car scheme
  • Company share scheme (qualifying periods apply)
  • Death in service insurance
  • Hybrid and flexible working arrangements where applicable
  • Supported training
  • Fulltime
Read More
Arrow Right
New

Principal Interconnect Development Engineer

Individual contributor role responsible for high-speed interconnect solutions fo...
Location
Location
United States
Salary
Salary:
174000.00 - 352500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Demonstrated industry expertise: industry consortium participation and leadership, patents, published technical papers, and conference presentations
  • Lead and influence stakeholders in the Interconnect industry
  • Cross-functional expertise with hardware engineering, mechanical engineering, PCB, electrical (ex: SI), thermal engineering, program management, commodity (commercial) management and mechanical (stamping, molding), as well as other interconnect-adjacent technologies
  • Be current with industry trends and able to provide a compelling and attainable vision for five years out
  • Sophisticated knowledge of variation statistics and process control as relates to sound design and manufacturability of new connectors, including measures for successful first-pass design-in into native and partner NPI environments
  • Expert familiarity with industry standards for qualification and reliability
  • Presentation skills, communication skills, influencing skills
  • Deep industry experience (15 years), including 10 years of hands-on proficiency with high-speed, complex interconnect (≥56 GHz, ≥100 differential pairs) hardware and successful field deployment
  • Experience must include both connectors AND high-speed cables, as well as interconnect materials and mechanical/electrical trade-offs
  • 3D CAD modeling experience and geometric tolerance analysis abilities. Ex: tools = SolidWorks, ProE or other equivalent tools
Job Responsibility
Job Responsibility
  • Works as the key development engineer positioned between hardware design engineering and interconnect suppliers, managing and influencing interconnect technology roadmaps
  • Works on interconnect technologies that are ‘pre-NPI’ or ‘pre-product’, to validate that future interconnect technologies are viable for system level designs that may be 2-5 years away from realization
  • Provides technical consultation support for interconnect component engineering, for NPI launch and interconnect activities
  • Responsible for development and execution of key interconnect technology validation plans, including the design and implementation of test vehicles to validate mechanical and signal integrity (SI) elements
  • Works with Interconnect suppliers and hardware engineering on key co-development projects, and design-related problem solving
  • Able to influence both internal and external stakeholders to drive design-related changes as needed
  • Able to impact suppliers, both technically as well as commercially
  • Provide persuasive understanding of trade-offs between mechanical design, SI, FMEA, failure analysis (electrical, physical, analytical, schematic), DOE and simulation versus reality/measurements
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Principal Product Development Engineer - ATE Test Solutions

We are the high-end test engineering team providing test solutions for Data Cent...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Knowledge or hands-on working experience
  • Good understanding of power and performance characterization on ATE
  • ATE Test handling/ execution and development experience - Advantest V93K experience preferred. (Advantest SMT8 experience is a plus)
  • Software programming and scripting proficiency (C++, Java, Groovy, Perl, Ruby, Python)
  • Proficiency in Windows and Linux operating systems
  • Experience with HVM (High Volume Manufacturing) is a strong plus
  • Strong and effective presentation, written and verbal communication skills, and the ability to work with geographically distributed product engineering teams
  • Excellent interpersonal, organizational, and analytical skills
  • 8 years or more of industry experience
  • Electrical/Electronics, Computer Engineering, or comparable disciplines
Job Responsibility
Job Responsibility
  • Drive test solution/coverage development, optimization to meet business milestone, cost and quality
  • ATE Test patterns & test flows/method development, debug, test and characterization
  • Pre-Silicon engagement with Design, test solution/methodology scoping, planning & validation
  • Post Silicon Bring up of test patterns leading to optimization for mass production enablement
  • Characterization execution/analysis and debug of new silicon designs and process technologies
  • Optimization of test coverage and flows for increased quality, yield, cost improvement, and test time reduction
  • Conduct engineering evaluations and analysis to drive closure of production issues
  • Solve complex, novel, and non-recurring problems
  • initiate significant changes to existing processes/methods and lead development and implementation
  • Influence technical decisions that have a significant impact on final product
  • Fulltime
Read More
Arrow Right

Principal Software Development Engineer - (Flowise)

We are seeking a Principal Software Development Engineer to serve as the technic...
Location
Location
Canada; USA , Vancouver; Pleasanton
Salary
Salary:
168000.00 - 252000.00 CAD / Year
Workday
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of software engineering experience building large scale production systems
  • 6+ years of experience and expertise in JavaScript/TypeScript, Node.js, and React
  • 6+ years of experience architecting distributed systems and scalable APIs, with a strong background in relational databases, cloud infrastructure (AWS preferred), and CI/CD tooling
  • Track record of owning systems from requirements through production operations
Job Responsibility
Job Responsibility
  • Define and evolve the shared platform layer powering Flowise across open source, cloud, and enterprise deployments
  • Design modular SDKs, runtime systems, and integration patterns that ensure portability, extensibility, and long term maintainability
  • Own end-to-end system design including APIs, data models, service boundaries, and deployment strategies
  • Lead architectural decisions for AI agent design patterns, LLM orchestration, RAG pipelines, evaluation frameworks, model routing, safety guardrails, and performance optimization
  • Drive production reliability, observability, and cost efficiency strategies for AI workloads
  • Define the roadmap for open source and enterprise, and design workflows that allow both codebases to evolve without creating maintenance debt
  • Represent Flowise in cross organizational architectural discussions and influence standards for enterprise AI deployment within Workday
  • Contribute directly to the TypeScript monorepo (Node.js, React, Express)
  • Review pull requests, debug complex issues, and participate in production on call rotations
  • Raise the bar on testing practices, CI/CD pipelines, and observability standards
What we offer
What we offer
  • Flex work (hybrid, spend at least 50% time each quarter in office/field)
  • Eligibility for Workday Bonus Plan or commission/bonus
  • Annual refresh stock grants
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

Principal Engineer, Software Development Engineering

We are looking for a Principal Engineer to contribute to the firmware developmen...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree (BE/ME/M.Tech) in Computer, Electronics, Electrical, IT Engineering or a related discipline
  • Minimum of 10 years’ experience in embedded firmware development
  • Extensive programming expertise in C/C++ for RTOS-based embedded systems
  • Programming expertise in Python
  • Familiarity with NAND flash and/or any other non-volatile storage technologies
  • Proven ability to analyze complex firmware and FPGA based hardware issues
  • Advanced debugging proficiency utilizing tools such as logic analyzers and protocol analyzers
  • Strong understanding of software design principles, real-time operating systems, and hardware-software integration
  • Comprehensive experience with storage protocols including UFS, eMMC, SD, and PCIe
  • Demonstrated skills in creative problem-solving and innovation
Job Responsibility
Job Responsibility
  • Design and implement firmware for UFS validation host products utilizing C and C++
  • Collaborate effectively with cross-functional teams throughout all stages of product development
  • Develop robust debug infrastructure to facilitate rapid identification and resolution of failures
  • Create applications for the collection and analysis of diagnostic data, including debug logs and event information
  • Review system and board-level specifications to confirm that firmware features, verification protocols, and diagnostic requirements are attainable and thoroughly integrated
  • Establish procedures to detect embedded system design issues early in the product development cycle
  • Lead efforts to resolve issues and enhance product stability, supporting consistent, high-quality internal product development
  • Provide guidance and mentorship to junior engineers as required
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (IO and High‑Speed Design)

Principal Engineer will contribute to the design and development of IO and high‑...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electronics & Telecommunication or Electrical Engineering
  • 9+ years of hands-on experience in High‑Speed I/O design
  • Strong hands-on experience in TX/RX design for high-speed memory interfaces such as DDR4, DDR5, and HBM, including comprehensive timing budget analysis
  • Practical experience with IO standards and IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration circuits, HV‑tolerant and fail‑safe IOs, and crystal oscillators
  • Expertise in ESD circuit design, including familiarity with ESD guidelines, methodologies, and best practices across multiple process nodes
  • Proficient with industry‑standard custom design tools such as Cadence Virtuoso, Synopsys Custom Compiler, and SPICE simulators (HSPICE, Spectre, FineSim), including statistical simulation methodologies
  • Deep understanding of CMOS technologies, including FinFET nodes and awareness of associated DSM (Deep Sub‑Micron) challenges
  • Highly analytical mindset with the ability to work effectively in multidisciplinary teams
  • Creative, innovative thinker with strong personal ownership and attention to detail
  • Strong theoretical foundation complemented by a pragmatic, solution‑oriented approach
Job Responsibility
Job Responsibility
  • Contribute to the design and development of IO and high‑speed interface solutions for next‑generation SoCs in advanced CMOS technology nodes
  • Participate in the design, and implementation of IO and high‑speed interface solutions for SanDisk ASIC controllers
  • Evaluate design approaches, implement blocks at the circuit and RTL levels as applicable, perform detailed analysis, and drive design closure with focus on quality and schedule
  • Collaborate with layout engineers by providing clear guidance, performing schematic‑layout reviews, and ensuring design robustness and layout quality
  • Support SOC integration activities, debug integration issues, and participate in post‑tapeout efforts including silicon characterization and performance validation
  • Provide technical guidance to junior engineers, support their ramp‑up, and contribute to fostering a culture of technical excellence
  • Contribute ideas for design improvements, propose enhancements to design methodologies, and support the development of efficient flows and best practices
  • Fulltime
Read More
Arrow Right