CrawlJobs Logo

Physical Design Lead - CPU Team

amd.com Logo

AMD

Location Icon

Location:
India , Bangalore

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

The position will involve working with a very experienced CPU physical design team. The person is responsible for delivering the physical design of critical CPU units to meet challenging goals for frequency, power, and other design requirements for AMD's next-generation processors in a fast-paced environment with cutting-edge technology.

Job Responsibility:

  • Own critical CPU units and drive to convergence from RTL-to-GDSII - synthesis, floor-planning, place and route, timing closure, and signoff
  • Understand the micro-architecture to perform feasibility studies on performance, power, and area (PPA) tradeoffs for design closure
  • Develop and improve physical design methodologies and customize recipes across various implementation steps to optimize PPA
  • Implement floor plan, synthesis, placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), EM/IR and signoff
  • Handling different PNR tools - Synopsys fusion compiler, Cadence, PrimeTime, StarRC, Calibre, Apache Redhawk

Requirements:

  • 8+ years of professional experience in physical design, preferably with high-performance designs
  • Must have closed high-performance IPs- CPU/GPU/DPU/memory controller, etc.
  • Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality
  • familiarity with tools for schematics, layout, and circuit/logic simulation
  • Versatility with scripts to automate design flow - Perl/Tcl/Python
  • Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams
  • Experience in advanced sub 7nm nodes
  • Excellent physical design and timing background
  • A good understanding of computer architecture is preferred
  • Strong analytical/problem-solving skills and pronounced attention to detail
  • Qualification: Bachelors or Masters in Electronics/Electrical Engineering

Additional Information:

Job Posted:
March 25, 2026

Icon
AMD - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Physical Design Lead - CPU Team

CPU Physical Design Lead

The position will involve working with a very experienced CPU physical design te...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of professional experience in physical design, preferably with high-performance designs
  • Must have closed high-performance IPs- CPU/GPU/DPU/memory controller, etc.
  • Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality
  • familiarity with tools for schematics, layout, and circuit/logic simulation
  • Versatility with scripts to automate design flow - Perl/Tcl/Python
  • Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams
  • Experience in advanced sub 7nm nodes
  • Excellent physical design and timing background
  • A good understanding of computer architecture is preferred
  • Strong analytical/problem-solving skills and pronounced attention to detail
Job Responsibility
Job Responsibility
  • Own critical CPU units and drive to convergence from RTL-to-GDSII - synthesis, floor-planning, place and route, timing closure, and signoff
  • Understand the micro-architecture to perform feasibility studies on performance, power, and area (PPA) tradeoffs for design closure
  • Develop and improve physical design methodologies and customize recipes across various implementation steps to optimize PPA
  • Implement floor plan, synthesis, placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), EM/IR and signoff
  • Handling different PNR tools - Synopsys fusion compiler, Cadence, PrimeTime, StarRC, Calibre, Apache Redhawk
Read More
Arrow Right

Rtl design lead - cpu team

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6+ years of experience in Digital IP/ASIC design and Verilog RTL development
  • Experience in full IP design cycle, requirements definition, architecture and microarchitecture specification
  • Well versed with RTL design verification, design quality checks, synthesis, timing closure and post silicon validation
  • Expert on Verilog RTL design and has experience of multiscale digital IP/ASIC projects
  • Should possess expertise in front-end EDA tools sign-off and its flows
  • Familiarity with low power design and low power flow is an added plus
  • Ability to program with scripting languages such as Python or Perl is a plus
  • Highly motivated to seek out solutions and willing to learn new skills to fulfill job requirements
  • Proven interpersonal skills, leadership and teamwork
  • Excellent writing skills in the English language, editing and organizational skills required
Job Responsibility
Job Responsibility
  • RTL design of high performance x86-core ISA features, clock/reset/power features of processor, IP Integration, sub-system level design
  • Architect and design of power management features, cache, coherency
  • Design optimization for implementing power efficient IP, implementing the RTL using low power techniques
  • Responsible for the inter IP integration issues resolution
  • Own the Clock-Domain crossing, Linting aspects of the overall design of the IP and the subsystem
  • Work closely with DFT, Physical Design and SOC teams to incorporate the interdisciplinary feedback into the design
  • Architecting, micro-architecting and documentation of the design features
  • Lead design team from all aspects of the RTL deliverables
  • Mentor the junior members of the RTL team to meet the team goals
  • Represents AMD to the outside technical community, partners and vendors
Read More
Arrow Right

Lead Soc Physical Design Engineer

As a member of the Strategic Silicon Solution Group Full Chip Physical Design te...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Minimum 15+ years of relevant work experience
  • Expertise in ICC2/FC (Fusion Compiler) Physical Design flows/methodologies or equivalent tools
  • Expertise in Signoff tools like Primetime for Timing, Calibre for DRC/LVS, Ansys Redhawk on EMIR, PT-PX for Power signoff
  • Should have worked as a go to person or technical lead for at least few full chip projects
  • Strong technical leadership and ability to mentor/guide/coach design engineers
  • Strong inter-personal skills and ability to collaborate with teams spread across multiple geos
  • Should have good scripting experience in Shell, Python, Perl, TCL, UNIX along with decode/debug old existing scripts
  • Bachelors or Master's degree in Computer/Electronics/Electrical Engineering
  • Experience in 5nm & below technologies
  • Hands-on in reference flows, excellent debugging skills
Job Responsibility
Job Responsibility
  • Full chip level Die size estimation, Floor-planning, Power planning, IO planning, package compatibility, IO ring creation and ESD analysis
  • Full chip Hierarchical planning, block planning , block level constraints, hierarchical clock tree implementation, block integration and chip finishing
  • Low power design with power estimation/optimization including clock gating, power gating, power switch implementation and other low power techniques to reduce total power consumption
  • Full chip/Sub-system/Partition level Synthesis, Logic equivalence, implementation of low power UPF/CPF
  • Full chip / sub-system level constraints, MMMC & cross talk aware timing closure with latest OCV based analysis
  • RTL2GDSII design implementation and flow debug top down or bottoms up at chip level
  • PPA (Power, Performance, Area and Schedule) closure and flow development for key IPs like CPU, Graphics, Multimedia, Fabric cores and/or other critical sub-systems
  • Low Power signoff like Static and Dynamic power analysis at top level and/or sub-system level
  • Full chip / sub system level Clock tree synthesis and advanced clock tree implementation
  • Top level ECO strategy for RTL, pre-physical and post-route implementation considering timing, congestion and logic equivalence
Read More
Arrow Right

Senior RTL Design Lead

We are seeking a seasoned Principal design engineer with expertise or significan...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent foundation in fabric/transport architecture and coherency
  • Experience in memory design/cache design
  • Bachelor’s or Master’s degree in computer engineering/Electrical Engineering
  • Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, I/O subsystems, Clocks, Resets, Virtualization and Security
  • Experience analyzing CPU, GPU or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
  • Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture, logic design, and circuit levels
  • Excellent communication, management, and presentation skills
  • Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
Job Responsibility
Job Responsibility
  • Define Data Fabric features and capabilities required to meet SoC requirements on power, performance, Area targets
  • Digital design implementation and micro-architecture of components of the Infinity Data Fabric, including cache design
  • Micro-architecture and RTL coding in Verilog/SystemVerilog
  • Lead design on one or more domains
  • Work with architects and design leads to identify and assess complex technical issues
  • Work closely with verification teams to ensure quality component development
  • Work closely with Physical design to ensure quality PPA targets
  • Post silicon support to ensure successful bring up
  • Define product features and capabilities, close architecture, and micro-architecture requirements, drive technical specifications for SoC and IP blocks to meet those requirements, and provide technical direction to execution teams
  • Comprehend the SOC as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
Read More
Arrow Right

Principal Systems Electrical Engineer - AI/Hyperscale Servers

The Senior Staff Electrical Engineer will have demonstrated technical leadership...
Location
Location
United States , Secaucus
Salary
Salary:
116250.00 - 193750.00 USD / Year
sanmina.com Logo
Sanmina
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree in Electrical Engineering
  • 12+ years of experience directly related to the design and debugging of computer-related PCB boards
  • Skilled in Analog and digital design
  • Skilled in high-speed bus interface design
  • Knowledge of high-speed PCB layout design
  • Strong ability to debug high-speed designs and signal integrity issues
  • Knowledge of power distribution techniques & x-86 processor system architecture
  • Ability to implement high-speed serial busses (SAS/SATA, PCIe, USB) and/or high-speed parallel busses (DDR2/3), and CPU front-side bus
  • Skilled in feature and cost trade-off analysis
  • Ability to create specifications and design guides
Job Responsibility
Job Responsibility
  • Take the lead in interfacing with cross-functional teams to develop system-level architectures and board-level implementations from product early concept through production launch
  • In charge of preparing specifications, BOM, design, and schematic entry internally and supervising the design work by junior engineers and external suppliers
  • Make decisions related to layout guidelines for PCBs and supervise Layout Engineers ensuring that all physical and electrical requirements are met
  • Analyze the design with simulation tools and make calculations to verify its conformance to the design requirements
  • Lead and mentor layout, system bring-up, and debug teams
  • Work with suppliers, contractors, and principal design engineers to ensure that the product is developed on time with high quality
  • Make decisions and specify production test methods and limits
  • Drive balance between cost, performance, quality, and schedule and supervise international and domestic engineering teams
What we offer
What we offer
  • Competitive base salary
  • Performance-based annual bonus eligibility
  • 401(k) retirement savings plan
  • Tuition reimbursement for eligible education programs
  • Comprehensive medical, dental, and vision coverage with access to leading providers
  • Mental health resources and employee wellness support programs
  • Company-paid life and disability insurance
  • Paid time off (PTO) and company-paid holidays
  • Parental leave and family care support programs
  • Structured training programs and on-the-job learning opportunities
  • Fulltime
Read More
Arrow Right

Senior Staff Physical Design Engineer

We are looking for an adaptive, self-motivative physical design engineer to join...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience and specialization in deep‑submicron ASIC physical design, including all phases from RTL-to-GDSII and signoff
  • Proven record of Physical Design signoff flow
  • Hands-on experience with industry-standard EDA tools (e.g., Cadence Innovus, Tempus, PrimeTime, Fusion Compiler, Calibre)
  • Excellent scripting skills in TCL, Shell, Python, or Perl to enhance PD flows and automation
  • Proven ability to work with cross-functional teams across multiple sites/time zones
  • Strong analytical, problem-solving, and communication skills
  • Familiarity with CPU and or GPU architecture
  • Proficiency in data analysis and interpretation
Job Responsibility
Job Responsibility
  • Static Timing Analysis (STA) across MMMC scenarios: Driving timing closure at block and full‑chip levels, resolving violations through ECOs, constraint refinements, and reviewing SoC and block‑level signoff readiness. Lead timing signoff (setup, hold, OCV, AOCV/POCV, SI, CDC interfaces) across all modes and corners
  • Logic Equivalence Check (LEC) for all blocks and full‑chip: Executing equivalence verification between RTL, synthesis, and P&R databases
  • Low‑power structural checks (UPF/CLP): Ensuring correctness of power‑intent implementation, power‑domain crossings, isolation/retention, and coverage of low‑power signoff flows
  • Physical Integrity Signoff: Overseeing DRC/LVS structural verifications, and ensuring designs adhere to foundry signoff rules. Perform and review IR drop, EM, and power integrity signoff
  • Clocking and top‑level mesh implementation and signoff
  • Own and drive block-level and/or full-chip physical implementation and signoff to tape-out
  • Analyze complex cross-block and top-level signoff issues and define closure strategy
  • Define and enforce signoff criteria, methodologies, and best practices
  • Partner with PD implementation teams to guide ECO strategy for timing, power, and physical fixes
  • Identify risk areas early and proactively drive mitigation plans
Read More
Arrow Right

Silicon Validation Firmware Engineer

Meta's Silicon Engineering team designs and delivers custom ASICs and SoCs that ...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience developing validation firmware or embedded software for custom ASICs in C/C++
  • 3+ years of experience with pre-silicon and post-silicon debug using tools such as Lauterbach, JTAG-based debuggers, or equivalent on physical silicon or FPGA platforms
  • Experience with EDA tools and scripting languages used to build tools and flows for complex emulation environments
  • Experience developing hardware abstraction layers, bootloaders, or low-level drivers for custom silicon platforms
Job Responsibility
Job Responsibility
  • Develop and maintain low-level validation firmware in C/C++ targeting custom ASICs across emulation, FPGA, and silicon platforms
  • Lead pre-silicon and post-silicon validation efforts by authoring and executing firmware-driven test plans covering CPU subsystems, memory controllers, cache hierarchies, and high-speed interfaces
  • Bring up and debug complex SoC interfaces including PCIe, DDR, USB, and proprietary interconnects on emulation platforms and physical silicon
  • Build and maintain firmware infrastructure including bootloaders, hardware abstraction layers, and register-level drivers to support validation and characterization workflows
  • Collaborate with RTL design, architecture, and physical design teams to identify and root-cause silicon bugs, correlating pre-silicon simulation results with post-silicon behavior
  • Define and drive firmware validation methodology improvements that reduce bring-up cycle time and improve coverage across silicon generations
  • Develop automated test to enable continuous validation across emulation, FPGA prototyping, and silicon bring-up environments
  • Partner with hardware and software teams to support hardware-software co-design decisions and ensure firmware readiness at each silicon milestone
  • Contribute to silicon readiness reviews by documenting validation coverage, known issues, and risk assessments for key subsystems
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Principal Engineer I – Master Data Management Engineer

Software Resources has an immediate, direct hire job opportunity for a Principal...
Location
Location
United States , Phoenix
Salary
Salary:
Not provided
softwareresources.com Logo
Software Resources
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years’ experience with MDM solutions using Profisee or any other MDM tools
  • 3+ years’ experience designing, implementing, and supporting cloud data solutions
  • Azure Data Lake Storage, Azure Data Factory, Azure Data Services, Azure Logic Apps etc.
  • Bachelor’s degree in related field required
  • Masters or MBA in related field preferred
  • Previous leadership experience preferred
  • Expert level experience with at least one RDBMS and query language such as T-SQL, PL/SQL, Spark SQL
  • Expert level experience in conceptual, logical, and physical data design
  • Certifications within Azure such as Azure Fundamentals, Azure Data Engineer, Azure Data Scientist, and/or Azure DevOps Engineer preferred
  • Familiarity with multi-cloud data management and transformation platforms or tools such as Databricks, Snowflake etc.
Job Responsibility
Job Responsibility
  • Act as a Subject Matter Expert within the Enterprise Data & Analytics domain and related fields, ensuring that Master Data Management (MDM) and data engineering solutions adhere to standards of safety, security, compliance, and reliability
  • Design, develop, and implement key components of the enterprise data platform in alignment with Western Alliance Bank’s strategic data and analytics goals
  • Assess development and support needs, assume accountability for extensive design initiatives, and play an essential role in delivering successful project outcomes
  • Collaborate directly with business data stewards, analysts, engineers, enterprise architects, and business stakeholders to refine requirements and shape the objectives of enterprise data solutions
  • Lead a high-performing, centralized team of engineers, analysts, and QA engineers, developing solutions that address the complete data lifecycle management needs of our enterprise data platforms
  • Mentor and guide team members, fostering a culture of excellence and continuous learning
  • Lead the design, development, and maintenance of MDM solutions using Profisee, including data models, workflows, business rules, and user interfaces
  • Develop and implement data quality rules and processes within Profisee to ensure data accuracy and consistency
  • Design, develop, and implement match and merge functionalities, as well as hierarchical structures, utilizing Profisee
  • Establish and implement survivorship rules, business rules, and workflow automations
What we offer
What we offer
  • medical, dental, and vision coverage
  • a 401(k) with company match
  • short-term disability
  • life insurance with AD&D
Read More
Arrow Right