This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
We are looking for a seasoned Design Verification Engineer who will be part of the performance verification team working on next generation of a complex multi-subsystem IP(NBIO Org) for client, server, embedded, graphics, and semi-custom chips. The role involves working directly on multiple industrial standards like PCIe, CXL, I/O Virtualizations, Memory management as well as x86/ARM SoC architectures. This is a multidisciplinary function/role, working in a close collaboration with IP design and verification managers, system Architects, SOC verification and validation teams on performance aspects of the multi-subsystem IP. We also work closely with performance architects and modelling teams to execute case studies to help HW Architects to drive the design and features definition for the next generation of products.
Job Responsibility:
Collaborate with performance architects, design and verification engineers to understand the new performance features to be verified
Create test plan documentation, based on use cases defined by hardware designers and architects, coordinate technical reviews within the team
Drive regression triage meetings with team, and drive daily scrum for various projects as well as manage backlogs and planning
Actively involved in developing new ideas to improve the engineering infrastructure, methodology and execution
Provide technical support to the team to debug both functional and performance test failures to determine the problem’s root cause
Work with RTL designers and SoC/IP Architects to resolve HW and configuration related performance issues
Analyze and review performance results with SoC/Chip leads and suggest potential solutions
Work on performance case studies with Performance architects, facilitating research through generating results and scripts to analyze results
Write detailed reports to publish performance results and present them in various management readouts
Requirements:
Proficient in IP level ASIC verification
Proficient in debugging firmware and RTL code using simulation tools
Proficient in using UVM testbenches and working in Linux and Windows environments
Experienced with Verilog, System Verilog, C, and C++
Developing UVM based verification frameworks and testbenches, processes and flows
Automating workflows in a distributed compute environment
Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
Strong background in the C++ language, preferably on Linux with exposure to Windows platform
Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
Good working knowledge of SystemC and TLM with some related experience
Scripting language experience: Perl, Ruby, Makefile, shell preferred
Exposure to leadership or mentorship is an asset
Desirable assets with prior exposure to video codec system or other multimedia solutions
Bachelors or Masters degree in computer engineering/Electrical Engineering
Nice to have:
Exposure to leadership or mentorship is an asset
Desirable assets with prior exposure to video codec system or other multimedia solutions