CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Performance Verification Engineer

Canada, Vancouver 124000.00 - 186000.00 CAD / Year · Job Posted March 25, 2026
Apply Position
Job Link Share

Job Description

We are looking for a seasoned Design Verification Engineer who will be part of the performance verification team working on next generation of a complex multi-subsystem IP(NBIO Org) for client, server, embedded, graphics, and semi-custom chips. The role involves working directly on multiple industrial standards like PCIe, CXL, I/O Virtualizations, Memory management as well as x86/ARM SoC architectures. This is a multidisciplinary function/role, working in a close collaboration with IP design and verification managers, system Architects, SOC verification and validation teams on performance aspects of the multi-subsystem IP. We also work closely with performance architects and modelling teams to execute case studies to help HW Architects to drive the design and features definition for the next generation of products.

Job Responsibility

  • Collaborate with performance architects, design and verification engineers to understand the new performance features to be verified
  • Create test plan documentation, based on use cases defined by hardware designers and architects, coordinate technical reviews within the team
  • Drive regression triage meetings with team, and drive daily scrum for various projects as well as manage backlogs and planning
  • Actively involved in developing new ideas to improve the engineering infrastructure, methodology and execution
  • Provide technical support to the team to debug both functional and performance test failures to determine the problem’s root cause
  • Work with RTL designers and SoC/IP Architects to resolve HW and configuration related performance issues
  • Analyze and review performance results with SoC/Chip leads and suggest potential solutions
  • Work on performance case studies with Performance architects, facilitating research through generating results and scripts to analyze results
  • Write detailed reports to publish performance results and present them in various management readouts

Requirements

  • Proficient in IP level ASIC verification
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++
  • Developing UVM based verification frameworks and testbenches, processes and flows
  • Automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Strong background in the C++ language, preferably on Linux with exposure to Windows platform
  • Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
  • Good working knowledge of SystemC and TLM with some related experience
  • Scripting language experience: Perl, Ruby, Makefile, shell preferred
  • Exposure to leadership or mentorship is an asset
  • Desirable assets with prior exposure to video codec system or other multimedia solutions
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Nice to have

  • Exposure to leadership or mentorship is an asset
  • Desirable assets with prior exposure to video codec system or other multimedia solutions
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Performance Verification Engineer

8 matching positions

Senior SoC Performance Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • BS/MS in Electrical Engineering, Computer Engineering, Computer Science or related degree.
  • Performance verification experience through at least one end-to-end tapeout.
  • 6+ years of experience working on Computer Architecture and SoC design and verification principles, including using industry standard HDLs like System Verilog/UVM.
  • Experience developing tests targeting emulation platforms, including C/C++ and accelerated VIP content.
Job Responsibility
Job Responsibility
  • Own a novel performance verification endeavor, driving methodology for the current and future Cobalt programs.
  • Work with performance, IP, and SoC architects to identify and correlate on key performance indicators.
  • Become knowledgeable on the overall SoC architecture, understanding performance-critical datapaths and configurations.
  • Develop verification strategy, test plans, requirements, environments, tools, and methodologies.
  • Create performance tests, debug correlation mismatches to root cause, and recommend fixes.
  • Engage with partners to drive continuous improvement to both the design, to verification plans/collateral, and to methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably.
  • Mentor and coach team members
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, post-silicon validators, other verification engineers, and IP and tool providers.
  • Embody our culture and values.
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Performance & Package Verification

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of 'first-pass success' in ASIC development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Digital Verification Engineer

Sandia National Laboratories is seeking a Digital Verification Engineer (R&D Ele...
Location
Location
United States , Albuquerque; Livermore; Other
Salary
Salary:
Not provided
sandia.gov Logo
Sandia National Laboratories
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A Bachelor's degree in a relevant discipline, or an equivalent combination of directly relevant education and engineering or scientific experience that demonstrates the knowledge, skills, and ability to perform independent research and development
  • Ability to obtain and maintain a DOE Q-level security clearance
Job Responsibility
Job Responsibility
  • Translate digital design requirements at various development stages into precise, unambiguous checks against the implementation
  • Adapt diverse requirements including functionality, safety, and information protection into SystemVerilog Assertions (SVA) for verification
  • Evaluate trade-offs in formal analysis complexity to ensure verification tasks remain tractable and efficient
  • Collaborate closely with designers, system engineers, and other verification specialists to deploy systems that are verifiably correct
  • Produce clear, concise, and well-documented archival reports detailing verification activities and results
  • Present verification findings at technical reviews to peers and customers
  • Continuously learn and apply new formal verification techniques and methodologies
What we offer
What we offer
  • Challenging work with amazing impact that contributes to security, peace, and freedom worldwide
  • Extraordinary co-workers
  • Some of the best tools, equipment, and research facilities in the world
  • Career advancement and enrichment opportunities
  • Flexible work arrangements for many positions include 9/80 (work 80 hours every two weeks, with every other Friday off) and 4/10 (work 4 ten-hour days each week) compressed workweeks, part-time work, and telecommuting (a mix of onsite work and working from home)
  • Generous vacation, strong medical and other benefits, competitive 401k, learning opportunities, relocation assistance and amenities aimed at creating a solid work/life balance
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Verification Engineer

As a Principal Engineer - ASIC verification in the Data Processing Unit team you...
Location
Location
United States , Santa Clara
Salary
Salary:
142800.00 - 304200.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • As a Principal Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter
  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform pre-silicon SoC verification, post-silicon validation by defining testing strategies
  • Work with cross functional teams, architecture, design, verification, partner teams for project execution and influence next generation designs
  • Develop test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues
  • Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals
  • Actively participate in chip bring up and write test firmware to support various teams
  • Innovate to improve validation efficiency through methodologies and tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

FMS Systems Verification Engineer

Location
Location
United States , Phoenix
Salary
Salary:
Not provided
real-time-consulting.com Logo
Real Time Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Electrical/Computer/Aerospace Engineering or Computer Science
  • 7+ years systems engineering experience with safety critical embedded avionics systems
  • 5+ years systems engineering FMS experience
  • Experience authoring/modify system requirements
  • Experience working in integrated lab environments for investigation of issues and testing of fixes
  • Experience performing FMS system integration
  • Experience performing FMS system verification testing
  • Experience analyzing problem reports created internally as well as those resulting from in-service issues
  • Experience verifying applicability of software fixes for problem reports
  • Familiar with the DO-178 Software Development Life Cycle (SDLC)
Job Responsibility
Job Responsibility
  • This role will assist a team which supports systems verification of FMS problem report fixes for advanced aerospace technology
  • Fulltime
Read More
Arrow Right

Senior Lead Verification Engineer (Leadership role)

The Infinity Fabric transport layer verification team is looking for an experien...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP or Sub-system level ASIC verification
  • Architected and developed complex verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Exposure to RTL design, software development, formal verification, or other related domains
  • Experience in UVM TestBench Development for complex designs preferred
  • 15+ years of industry experience is preferred
  • Bachelor’s or master’s degree in Electronics or Electrical or Computer engineering
Job Responsibility
Job Responsibility
  • Develop and enhance System Verilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects
  • Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture
  • Understand TestBench Architecture and develop expertise in TestBench Verification Components
  • Mentor junior engineers
Read More
Arrow Right

Sr. Systems Verification Engineer, Interoperability

This is where new knowledge is discovered. Baxter's Research and Development tea...
Location
Location
United States , Round Lake
Salary
Salary:
96000.00 - 132000.00 USD / Year
https://www.baxter.com/ Logo
Baxter
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Engineering (Systems, Biomedical, Computer, Electrical, or related discipline)
  • 3+ years of experience in regulated product development, with a focus on verification activities
  • Systems engineering background with strong experience in requirements management, traceability, and verification planning
  • Hands-on experience with system, interface, or integration verification testing
  • Experience participating in design control and change management processes
  • Strong technical documentation, organization, and analytical skills
  • Effective written and verbal communication skills for cross-functional collaboration
  • Experience with requirements and verification tools (e.g., DOORS, ALM tools) preferred
Job Responsibility
Job Responsibility
  • Own and maintain interoperability verification requirements, including traceability from platform requirements to verification evidence
  • Develop and execute verification plans, test cases, and test procedures for interoperability-related requirements
  • Perform platform-level verification testing for device-to-device and device-to-IT connectivity enabled features
  • Collaborate with Systems and Software Engineering teams to ensure interoperability designs are verifiable and testable
  • Assess interoperability-related changes and determine verification impact and required test coverage
  • Troubleshoot and support resolution of interoperability defects identified during verification and integration testing
  • Generate clear, compliant verification documentation and evidence to support design control and regulatory needs
  • Apply understanding of clinical workflows and intended use when defining representative verification scenarios
What we offer
What we offer
  • Support for Parents
  • Continuing Education/ Professional Development
  • Employee Heath & Well-Being Benefits
  • Paid Time Off
  • 2 Days a Year to Volunteer
  • medical and dental coverage that start on day one
  • insurance coverage for basic life, accident, short-term and long-term disability, and business travel accident insurance
  • Employee Stock Purchase Plan (ESPP)
  • 401(k) Retirement Savings Plan (RSP)
  • Flexible Spending Accounts
  • Fulltime
Read More
Arrow Right

Principal Systems Verification Engineer

This is where new knowledge is discovered. Baxter's Research and Development tea...
Location
Location
United States , Round Lake
Salary
Salary:
112000.00 - 154000.00 USD / Year
https://www.baxter.com/ Logo
Baxter
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Mechanical, Electrical, Computer Science, Biomedical Engineering or related field.
  • 5+ years of relevant industry experience.
  • Medical device industry experience is preferred.
  • Strong organization and communication skills, with the ability to interface with both technical and non-technical personnel.
  • Strong knowledge of ISO, FDA and other regulatory standards is essential.
  • Knowledge of Design controls, lifecycle testing processes, MTBF analysis.
  • Ability to convince management on courses of action with minimal assistance using both written and verbal methods.
  • Ability to lead teams across multiple sites.
  • Demonstrated experience with test automation preferred.
Job Responsibility
Job Responsibility
  • Lead planning, development and execution of system verification deliverables (test plans, test protocols, test cases, test reports, studies) and provide technical direction to the team.
  • Lead validation efforts for laboratory equipment supporting infusion system testing.
  • Develop and execute validation protocols, test plans, and reports in alignment with FDA, ISO, and equipment validation best practices.
  • Perform IQ/OQ/PQ activities for lab equipment and ensure complete traceability from requirements through test execution.
  • Contribute to the development and documentation of system requirements, systems architecture and design.
  • Create best practices, process improvements and traceability to streamline testing between system, subsystem, and software verification.
  • Implementing configuration and change management through the complete product life cycle, including verification and validation deliverables.
  • Actively communicates and advocates team's capabilities and accomplishments.
  • Create opportunities to automate testing and optimize test processes.
  • Participate and/or lead design reviews.
What we offer
What we offer
  • Support for Parents
  • Continuing Education/Professional Development
  • Employee Health & Well-Being Benefits
  • Paid Time Off
  • 2 Days a Year to Volunteer
  • Medical and dental coverage starting day one
  • Basic life, accident, short-term and long-term disability insurance
  • Business travel accident insurance
  • Employee Stock Purchase Plan (ESPP)
  • 401(k) Retirement Savings Plan (RSP) with company matching
  • Fulltime
Read More
Arrow Right