CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Memory Subsystem Design and Integration Engineer

Canada, Markham 124000.00 - 186000.00 CAD / Year · Job Posted January 06, 2026
Apply Position
Job Link Share

Job Description

The Memory Subsystem team at AMD is hiring an RTL and Integration Engineer to contribute to the definition, design, development, and integration of high-speed LPDDR/DDR memory subsystem solutions and associated IP. This role spans IP-level RTL development through full subsystem integration and includes close collaboration with architecture, verification, firmware, BIOS, and physical design teams across multiple geographic locations.

Job Responsibility

  • Design, develop, and maintain RTL for memory subsystem IP and integration logic using Verilog/System Verilog
  • Participate in architecture and micro-architecture definition and translate requirements into RTL
  • Integrate IP blocks to build complete DDR/LPDDR memory subsystems
  • Collaborate with verification teams on test plans, debug, and pre-silicon issue resolution
  • Work with physical design teams on timing targets, floor planning, and CDC strategies
  • Analyze and debug complex functional, timing, and integration issues
  • Develop and maintain subsystem documentation and timing diagrams
  • Support pre-silicon and post-silicon bring-up activities

Requirements

  • Experience with DDR/JEDEC standard IP, DDR PHY, memory controllers, or memory subsystems
  • Experience stitching IP blocks to build complete subsystems
  • Knowledge of SVA/OVL and synthesizable assertions
  • Exposure to VCS and/or Zebu emulation
  • Understanding of power management, UPF, and low-power design concepts
  • Strong fundamental and foundational knowledge and application of Object-Oriented Programming concepts
  • Strong proficiency in Verilog and System Verilog for RTL design
  • Experience designing and integrating IP and subsystems in complex SoC environments
  • Understanding of clocking, resets, CDC, and synchronization techniques
  • Ability to debug RTL and integration issues using simulation tools
  • Experience collaborating with verification, firmware, and physical design teams
  • Familiarity with Git and/or Perforce
  • Bachelor’s or master’s degree (or equivalent) in Electrical Engineering, Computer Engineering, Computer Science, or a related field
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Memory Subsystem Design and Integration Engineer

8 matching positions

Senior Hardware Design Engineer

Senior Hardware Design Engineer. This role has been designed as ‘’Onsite’ with a...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electronics/Electrical Engineering
  • 10+ years of experience
  • Strong hands-on experience of High-speed board design
  • Deep knowledge of Signal integrity, Power, and Thermal engineering
  • Proficient with PCB design tools such as Cadence Concept or Orcad and Allegro
  • Understanding of common interfaces and communication protocols – DDR, PCIe, USB, SGMII, XAUI, SPI, I2C, UART etc.
  • Experience working with Ethernet switching and MDI design- Gigabit, MultiGig, 10GbaseT
  • Knowledge of Serdes technology and fundamentals – NRZ (10G, 25G), PAM4 (50G, 100G, 200G), tuning and settings, channel budgeting
  • Experience working with Power over Ethernet technology – PSE-PD, POE+/++
  • Storage and Memory technologies and interfaces – DDR4/DDR5, SSD NVME, EEPROM, NAND, eUSB, eMMC.
Job Responsibility
Job Responsibility
  • Lead Hardware Engineer for new product hardware design and development – Functional specs, Schematic, board Layout, component selection, mechanical/thermal aspects, COGS control
  • Prepare and release key documents like – Product Hardware Specifications, Test plan, HW user guide, Diagnostic Requirements (design verification and mass production) etc
  • Work with cross functional teams (Power, SI, mechanical, thermal, EMC, Mfg ops etc) during product definition, planning and design stages
  • Hardware bring-up and validation
  • Hardware Debug, Failure Analysis, RCCA etc. working with SW and test engineers
  • Work with manufacturing team to transition the products for mass production
  • Resolving any issues during pilot and mass production
  • Follow QMS process and produce compliant deliverables
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
Read More
Arrow Right

Design Verification Engineer

We are looking for an adaptive, self-motivative Design Verification Engineer to ...
Location
Location
United States , Santa Clara
Salary
Salary:
200000.00 - 300000.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in DDR4/DDR5/LPDDR memory subsystems, including Memory Controller verification
  • PHY verification and integration is a plus
  • Deep understanding of high-speed interface protocols and timing/initialization sequences
  • Expertise in System Verilog, UVM, and modern verification methodologies
  • Strong programming skills in C/C++ (for FW interaction, models, or co-simulation)
  • Experience with FW–HW co-verification and co-simulation environments
  • Proficiency in debugging RTL, PHY behavior, and firmware interactions using simulation/emulation tools
  • Experience with coverage-driven verification, assertions (SVA), and formal methodologies
  • Strong scripting skills (Python, Perl, TCL) for automation and productivity improvements
  • Experience in performance validation, stress testing, and corner-case verification
Job Responsibility
Job Responsibility
  • Analyze complex verification and digital design problems and propose verification / micro-architecture solutions
  • Drive test planning, development, and execution (directed + constrained random), including debug and root cause analysis across RTL, PHY, and firmware
  • Collaborate closely with RTL, PHY, Architecture, and Firmware teams to ensure feature completeness and design correctness
  • Own coverage closure (functional + code) and signoff criteria, ensuring high-quality tape out readiness
  • Develop and enhance verification infrastructure, automation, and flows to improve efficiency and scalability across projects
  • Provide technical support to other teams
  • Fulltime
Read More
Arrow Right
New

Interconnect Firmware Engineer

AMD Infinity Data Fabric (DF) is used across all our product segments including ...
Location
Location
United States , Austin
Salary
Salary:
121680.00 - 182520.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven experience in firmware development cycle, integration, and good understanding of verification/validation for pre and post silicon for SoC designs
  • Expertise in low-level C programming, software optimization techniques and debugging for embedded systems
  • Strong in Python and Linux scripting applied to data parsing and processing
  • Strong background in computer architecture with familiarity in memory interleaving, system memory maps and NUMA domain concepts
  • Prior experience in board, processor/ASIC bring-up and testing platforms (Simulation and/or Emulation)
  • Experience in hardware/software interfaces and methodically debugging sophisticated issues at the IP, subsystem and/or system level using source code debuggers and other system debug tools
  • Experience with source control systems including Git/Gerrit
  • Excellent written, verbal communication and presentation skills
  • Must be well-organized, technically oriented, and a self-starter with a demonstrated ability to support multiple products, work collaboratively and coordinate activities with geographically distributed technical teams
  • BS or MS in Computer Science/Computer Engineering
Job Responsibility
Job Responsibility
  • Responsible for firmware development and feature enablement in the Infinity Fabric interconnect across all AMD products, including design, documentation, unit testing and debug for pre and post silicon support
  • Enhancing python-based tools that process large amounts of complex data to produce hardware initialization binary
  • Develop tools and infrastructure that help in the collection of the initialization data in either python or C / C++
  • Work closely with architects and other IP leads to determine firmware scope and implementation details to meet firmware deliverables schedules and milestones
  • Perform unit and integration test, engage with various teams to provide debug support in the emulation, simulation, and post-silicon environment
  • Be an active participant in design and code reviews
  • Work with internal and external teams to ensure highest level of quality and satisfaction throughout firmware lifecycle
  • Fulltime
Read More
Arrow Right
New

Server Performance Architect

AMD is looking for an outstanding technical contributor to help architect, valid...
Location
Location
United States , Austin
Salary
Salary:
121680.00 - 182520.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Should have executed Emulation based functional and performance verification for multimillion gate SoC designs
  • Should have strong exposure to RTL coding and SOC bring-up debug
  • Exceptional foundation in systems architecture, cutting across CPU, memory, storage and I/O subsystems
  • Experience with hardware performance counter monitoring tools
  • Should have exposure to performance profiling tools, preferably x86 based (e.g. linux perf, Windows perfmon)
  • MS/PhD in Computer Engineering / relevant coursework / thesis
  • Excellent communication skills (verbal, written, and presentation)
  • > 4 years relevant industry experience
Job Responsibility
Job Responsibility
  • Develop and execute performance verification plans targeting IPC, latency, throughput, and power efficiency
  • Capability to debug performance outliers through Performance Monitoring Counters (PMC)
  • Drive correlation between RTL and performance models, ensuring architectural intent is met
  • Analyze performance bottlenecks using simulation, emulation, and silicon data
  • Build and maintain scalable, modular performance verification infrastructure
  • Provide emulation-based performance setup and debug, enabling early performance validation
  • Integrate performance regression, profiling, and analysis flows using industry-standard and custom tools
  • Collaborate with compiler and OS teams to ensure software stack alignment with hardware performance goals
  • Drive the development of AI/ML-based infrastructure to automate performance analysis, anomaly detection, and efficiency improvements
  • Leverage data-driven techniques to optimize verification coverage and reduce debug cycles
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

System Software Architect

We are seeking a System Software Architect to join our team that will thrive in ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 20+ years' experience in BIOS/UEFI or low-level firmware architecture and development
  • Deep expertise in: UEFI/BIOS architecture (boot phases, drivers, DXE/PEI concepts)
  • Linux Kernel and Real Time OS
  • Low-level CPU/platform initialization flows
  • ACPI/SMBIOS concepts and OS handoff behavior
  • Debugging complex boot issues across HW/FW/OS
  • Strong understanding of platform fundamentals: Memory subsystems bring-up, training, and error handling
  • IO initialization and enumeration (PCIe stack, device discovery)
  • Power management and performance tradeoffs
  • Proven cross-functional leadership and ability to drive technical decisions across teams
Job Responsibility
Job Responsibility
  • Own the end-to-end BIOS/UEFI and platform firmware architecture for one or more SoC/platform programs
  • Define modular firmware design principles: portability, scalability, observability, update safety, and maintainability
  • Establish the firmware roadmap aligned with product strategy, platform requirements, and silicon capabilities
  • Lead architecture reviews and ensure alignment across firmware components
  • Architect and drive platform boot sequences
  • Enable pre-silicon firmware to bring-up
  • Partner with validation and silicon bring-up teams on root cause analysis across HW/FW/SW boundaries
  • Define and implement secure platform foundations: Secure Boot chain of trust, firmware authentication, measured boot
  • Firmware update security, rollback prevention, anti-tamper
  • Security event logging and policy enforcement
Read More
Arrow Right

Principal Design Technologist

As a Principal Design Technologist within the Power Apps (App Agents) team, you ...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Computer Science, Software Engineering, Graphic Design, Product Design, Visual Design, Human Computer Interaction, or related field AND 4+ years experience working in product or service design and/or shipping production code
  • OR Bachelor's Degree in Computer Science, Software Engineering, Graphic Design, Product Design, Visual Design, Human Computer Interaction, or related field AND 6+ years experience working in product or service design and/or shipping production code
  • OR 8+ years experience working in product or service design and/or shipping production code
  • OR equivalent experience
  • AI Mastery: Demonstrated experience building and shipping products that integrate LLMs (OpenAI, Anthropic, Gemini). Proficiency in prompt engineering, agent orchestration, and working with model APIs
  • Technical Depth: Proficiency in modern web technologies (HTML5, CSS3, JavaScript/TypeScript, React)
  • Protocol Fluency: Understanding of web architecture, REST APIs, and emerging standards like the Model Context Protocol (MCP)
  • Systemic Thinking: Experience contributing to or managing large-scale design systems. Familiarity with design-to-code automation and component metadata frameworks
  • Communication: Exceptional written and visual communication skills. Ability to influence senior stakeholders and convey complex technical integrations to non-technical audiences
Job Responsibility
Job Responsibility
  • Design Patterns & AI Semiotics (Primary Focus): System Design: Deconstruct agentic AI systems into core functional subsystems (Reasoning, Perception, Action, Learning) and define the reusable patterns that govern them
  • Interaction Semiotics: Architect the 'Sign Systems' for AI, defining how agents signal state, 'thought process,' and confidence. Establish standards for AI visual identifiers and conversational turn-taking
  • Clarity of Thought: Establish requirements for 'Explainable Rationale,' ensuring every agent's action is grounded in a rule, preference, or prior user action
  • Agentic Prototyping and Codebase Exploration: Vibe-Code to Production: Lead the rapid prototyping of 0-to-1 agentic features directly within the production codebase. Use AI-native development environments (e.g., GitHub Copilot, Claude Code, Lovable) to iterate on complex UI/UX patterns that require real-time model integration
  • Functional Artifacts: Produce 'unsolicited provocations' and high-fidelity functional artifacts that challenge current product assumptions and reveal the technical constraints/opportunities of emerging LLMs
  • Bridge Design and Engineering: Partner with professional developers to ensure that 'vibe-coded' prototypes are translated into scalable, maintainable, and high-performance production features through clear Pull Requests (PRs) and technical documentation
  • Orchestration Design: MCP Architecture: Be familiar with the 'connective tissue' that allows agents to discover and utilize enterprise data across Dataverse, M365, and the Microsoft Graph
  • Tool Design: Design and optimize MCP tool descriptions, instructions, and schemas. Ensure that agents can reason for 'when and how' to use specific business skills, maximizing intent fulfillment
  • Pathway Design: Move beyond linear UI flows to design probabilistic 'pathways' for AI agents. Define how agents maintain memory, handle multi-step reasoning, and gracefully recover from non-deterministic failures
  • Model Evaluation and Performance Frameworks: Quality Benchmarking: Define and operationalize the quality bar for agentic experiences by translating UX principles - helpfulness, coherence, and instruction fidelity - into measurable evaluation frameworks. Co-create 'LLM-as-a-judge' systems that embed these standards into continuous, automated evaluation loops, enabling scalable, high-confidence iteration of AI-driven experiences
  • Fulltime
Read More
Arrow Right

SoC Validation Architect

Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • 18+ years of experience in SoC or IP validation, silicon bring-up, or system validation, with increasing technical leadership responsibility
  • Strong understanding of SoC architectures, including CPU subsystems, interconnects, memory, and peripheral IPs
  • Proven experience influencing validation strategy during early architecture and specification phases
  • Hands-on expertise in debug, coverage analysis, complex issue triage, and root-cause isolation
  • Experience working across multiple projects and technology domains simultaneously
  • Excellent communication and collaboration skills, with the ability to work effectively with architects, designers, firmware engineers, and leadership teams
Job Responsibility
Job Responsibility
  • Partner with chief engineers, system architects, and product teams to understand customer requirements, use cases, and performance expectations
  • Assess project complexity, technical risks, and capability gaps early in the product lifecycle
  • Provide a validation perspective during specification and use-case definition to shape scope, feasibility, and testability
  • Influence product architecture by defining debug, observability, and validation hooks as the design matures
  • Develop the high-level SoC validation strategy in collaboration with domain experts, identifying coverage gaps, risk areas, and mitigation plans
  • Lead or actively contribute to test plan definition and reviews, with deeper involvement for new IP blocks, first-of-kind architectures, or new validation methodologies
  • Work with validation leads to ensure technical readiness, tooling, and skill development required for execution
  • Collaborate closely with cross-functional teams (firmware, board, platform, IP validation, emulation, and post-silicon teams) to enable effective SoC-level integration and validation
  • Provide hands-on technical guidance to validation teams during execution, particularly for complex or ambiguous technical issues
  • Drive root-cause analysis and resolution of high-severity, cross-domain validation challenges
  • Fulltime
Read More
Arrow Right

Rf Technical Marketing Engineer

We are seeking a Member of Technical Staff (MTS) to serve as a Technical Marketi...
Location
Location
United Kingdom , Belfast
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical, RF, or Computer Engineering
  • Prior experience as a Technical Marketing Engineer, Systems Engineer, Field Applications Engineer, or RF system architect
  • Demonstrated ability to write and present clear, high-impact technical content
  • Strong communication skills with the ability to influence across engineering, field, and customer teams
  • Demonstrated knowledge of RF system design, including: Direct RF sampling architectures, DUC/DDC pipelines and digital front-end architectures, Mixed-signal pipeline understanding and analog-to-digital system considerations, Advanced ADC/DAC performance metrics
  • Practical experience using RF test instruments
  • Understanding of digital signal processing algorithms
  • Knowledge of high-speed interfaces including JESD204C, PCIe, Ethernet, and memory subsystems
  • System-level understanding of FPGA or adaptive SoC architectures used for RF
  • Hands-on experience with FPGA and SoC development flows
Job Responsibility
Job Responsibility
  • Develop high-quality technical collateral including application notes, solution briefs, whitepapers, reference designs, competitive positioning, and demos
  • Create training material, technical deep dives, and hands-on labs for field teams, partners, and customers
  • Translate complex RF system concepts into compelling product messaging aligned with AMD Versal RF capabilities
  • Represent the Versal RF product line at industry events, technical conferences, and customer workshops
  • Partner with product management, architecture, and engineering teams to shape the strategic roadmap for AMD Versal RF
  • Gather structured feedback from the field, key customers, and ecosystem partners to influence future feature sets
  • Analyze market trends, emerging RF architectures, and competitive offerings to inform long-term strategy
  • Serve as a subject-matter expert supporting field application engineers and strategic customers evaluating or designing with Versal RF
  • Provide architectural guidance on integrating Versal RF into end-to-end RF signal chain solutions
  • Troubleshoot advanced RF-related implementation questions by bridging customer use cases with product capabilities
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right