CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Low Power Design Verification Engineer

United States, Boxborough 139360.00 - 209040.00 USD / Year · Job Posted January 12, 2026
Apply Position
Job Link Share

Job Description

The focus of this role is to develop, execute, debug tests and methodologies for SoC low power features. You will work closely with the Architecture, IP/SoC Design, Physical Design Teams, and Product Engineers to achieve first pass silicon success.

Job Responsibility

  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements

Requirements

  • SoC level ASIC verification experience
  • Experience with multiple SoC tape-outs taken to production
  • Hands on experience of Low Power design and verification methodologies (e.g., UPF, power domains, multi-voltage)
  • NPU/AI processor knowledge
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in developing and using UVM based verification frameworks and testbenches, processes and flows in both Linux and Windows environments
  • Automating workflows in a distributed compute environment
  • Experienced with Assembly, Verilog, System Verilog, C, C++
  • Good understanding and hands-on experience in the UVM concepts
  • Good working knowledge of SystemC and TLM with some related experience
  • Scripting language experience: Perl, Python, Ruby, Makefile, shell preferred
  • Bachelors, Masters or PHD in Computer Science, Electrical Engineering or relevant fields
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Low Power Design Verification Engineer

8 matching positions

New

Staff Design Verification Engineer

AMD is looking for an experienced Design Verification Engineer willing to take o...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in Electronics/Computer/Electrical Engineering
  • 7+ years of relevant DV experience
  • Expert in SystemVerilog, UVM
  • Proficient in object-oriented programming, scripting (Ruby, Python, Perl), and low-level programming languages
  • Experience with Low Power verification techniques and UPF flow
  • PC System Architecture: PCI Express, SATA, USB, Ethernet, HyperTransport, DDR
  • Excellent knowledge of standard bus/interface protocols (i.e., AXI, AHB, AMBA, OCP, PIPE)
  • Exposure to AI implementation to improve verification flows
  • Experience with simulation profiling, efficiency improvements, acceleration, HLS tools/process
  • Must be a self-starter, and able to drive independently and efficiently challenge time-critical tasks to on-time completion
Job Responsibility
Job Responsibility
  • Work on functional or Power verification execution from test plan to verification signoff
  • Collaborate with architects and designers to understand the IP features
  • Write/Implement/Review Test Plans
  • Verification of critical high speed digital designs using both coverage driven random and directed testing techniques as well as Formal verification
  • Own some or all aspects of the Verification flow from initial test planning to coverage convergence and sign-off closure for one or more features and aspects of SubSystem level IP interoperability
  • Build testbench components and develop test and sequence libraries, by applying Objected Oriented Programming Verification techniques following UVM methodology
  • Conduct and participate in Code Reviews
  • Technical leadership, including block ownership from start to finish and verification sign-off
  • Fulltime
Read More
Arrow Right

Design Verification Engineer - Interface IP

We are seeking a Design Verification Engineer to join our Interface IP DV team. ...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of design verification experience
  • Experience digging deep into complex verification challenges and finding creative ways to expose corner-case bugs
  • Hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable testbenches
  • Comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs
  • Thrive in a fast-paced startup environment and can take ownership of projects with minimal direction
  • Collaborate naturally with cross-functional teams — from RTL design to software and emulation — and can clearly communicate technical insights
Job Responsibility
Job Responsibility
  • End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors
  • Understand vendor IP configurations and handle handshake with internal IP team
  • Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications
  • Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture
  • Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Cad Design Engineer

This position for a CAD Engineer will be critical to shaping the next generation...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Hands‑on experience in PNR flows including multi-voltage & power-gated designs
  • Expertise with industry‑standard physical design tools Fusion Compiler and/or Innovus
  • Experience with synthesis, STA, Physical verification domains is a plus
  • Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage_areas, power-state tables, electrical checks using FM & VSI
  • Proficiency in scripting and automation using Python, TCL, and Perl with strong debugging capabilities and CAD‑automation mindset
  • Exposure to AI/ML concepts, with strong Python proficiency
  • CAD and Automation mindset
  • Master’s/Bachelor’s Degree in Electronics Engineering (Minor in Computer Science preferred)
  • 8-10 years of experience in CAD flow and methodology development on advanced nodes such as 3nm & 2nm
  • Work closely with design teams to support multiple areas through Netlist to GDSII implementation
Job Responsibility
Job Responsibility
  • Responsible for developing Place and Route methodologies for various designs at advanced technology nodes
  • Work seamlessly with synthesis and signoff (STA, extraction, Physical Verification) teams to achieve best-in-class PPA
  • Drive power/performance/area (PPA) convergence for SOCs implementation
  • Script out utilities to automate different pieces of the implementation flow
  • Support design teams at global sites through multiple PnR flow stages including chip finish flows
  • CAD flow and Methodology development on advanced process nodes such as 3nm, 2nm are preferred
  • Fulltime
Read More
Arrow Right

Cad Design Engineer

This position for a CAD Engineer will be critical to shaping the next generation...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Hands‑on experience in PNR flows including multi-voltage & power-gated designs
  • Expertise with industry‑standard physical design tools Fusion Compiler and/or Innovus
  • Experience with synthesis, STA, Physical verification domains is a plus
  • Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage_areas, power-state tables, electrical checks using FM & VSI
  • Proficiency in scripting and automation using Python, TCL, and Perl with strong debugging capabilities and CAD‑automation mindset
  • Exposure to AI/ML concepts, with strong Python proficiency
  • CAD and Automation mindset
  • Master’s/Bachelor’s Degree in Electronics Engineering (Minor in Computer Science preferred)
  • 8-10 years of experience in CAD flow and methodology development on advanced nodes such as 3nm & 2nm
Job Responsibility
Job Responsibility
  • Responsible for developing Place and Route methodologies for various designs at advanced technology nodes
  • Work seamlessly with synthesis and signoff (STA, extraction, Physical Verification) teams to achieve best-in-class PPA
  • Drive power/performance/area (PPA) convergence for SOCs implementation
  • Script out utilities to automate different pieces of the implementation flow
  • Support design teams at global sites through multiple PnR flow stages including chip finish flows
  • CAD flow and Methodology development on advanced process nodes such as 3nm, 2nm are preferred
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
Malaysia , Gelugor
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Electrical or Computer Engineering
  • 8+ years of experience
  • Experience in EDA tools such as Primetime, StarRC, Design Compiler, ICC, Innovus etc.
  • Strong understanding of constraints generation, STA, timing optimization, and timing closure.
  • Great communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams.
  • Proven track record of implementing designs through synthesis, floorplanning, place and route, extraction, timing, and physical verification.
Job Responsibility
Job Responsibility
  • Own and drive floorplanning and design planning for optimizing Mixed-Signal IPs with Analog and Digital components
  • Own and drive execution from synthesis to place and route of IPs, all signoff including timing signoff, physical verification, EMIR signoff , Formal Equivalence, and Low Power Verification.
  • Define Analog / Digital interfaces to facilitate design convergence and optimize power delivery for optimal performance (topmetal & bump planning)
  • Have close collaboration with RTL team to help drive and resolve design issues related to toplevel and block closure.
  • Influence tools, flows, and overall design methodology in design construction, signoff, and optimization with a data driven approach.
  • Make good independent technical trade-offs between power, area, and timing.
  • Provide technical leadership and collaborate across teams to come up with the best solution possible with a One Microsoft mindset.
  • Fulltime
Read More
Arrow Right

PMTS Silicon Design Engineer

We are seeking a seasoned SoC Architect with expertise or significant interest i...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, I/O subsystems, Clocks, Resets, Virtualization and Security
  • Experience analyzing CPU, GPU or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
  • Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture, logic design, and circuit levels
  • Excellent communication, management, and presentation skills
  • Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
  • Bachelor's or Master's degree in related discipline preferred
Job Responsibility
Job Responsibility
  • Define product features and capabilities, close architecture, and micro-architecture requirements, drive technical specifications for SoC and IP blocks to meet those requirements, and provide technical direction to execution teams
  • Comprehend the SOC as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
  • Work cross functionally with IP/Domain architects to identify and assess complex technical issues/risks and develop architectural solutions to achieve product requirements
  • Knowledge sharing and other contributions to Platform & System Architecture
  • As an overall product owner, responsible for architecture analysis and technical solutions for marketing/feature change requests
  • Work closely with Design teams for Area and Floorplan refinement, Verification Test plan reviews, Timing targets, Emulation plans, Pre-Si bug resolution and Performance/Power Verification sign offs
  • Support Post-Si teams for Product Performance, Power and functional issues debug/resolution
  • Fulltime
Read More
Arrow Right

Staff Digital Design Engineer - DSP

This is an outstanding opportunity for an experienced engineer passionate about ...
Location
Location
United Kingdom , Edinburgh
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven experience in DSP algorithm development and implementation for SerDes, wireless communications or high-speed serial interfaces (Ethernet, PCIe, etc.)
  • Familiarity with equalization techniques such as FFE, CTLE, DFE or MLSE and their implementation
  • Strong background and experience in digital design techniques including clock domain crossing, RTL (preferably SystemVerilog), and ASIC front-end design tools and flows
  • Understanding of power analysis and techniques for optimization of digital designs for low power
  • Familiarity with simulation and modeling of DSP blocks in SerDes
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware, and verification engineers to refine and implement new DSP features for cutting-edge and next-generation SerDes transceivers with a focus on low power
  • Implement DSP algorithms for equalization, filtering and sequence detection
  • RTL development and using front-end ASIC tools (lint, synthesis, STA) to ensure the highest quality code
  • Develop comprehensive documentation detailing DSP algorithm interactions with SerDes hardware and software components
  • Fulltime
Read More
Arrow Right

PMTS Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING. At AMD, our mission is to build great pro...
Location
Location
China , Shanghai
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, I/O subsystems, Clocks, Resets, Virtualization and Security
  • Experience analyzing CPU, GPU or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
  • Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture, logic design, and circuit levels
  • Excellent communication, management, and presentation skills
  • Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
  • Bachelor's or Master's degree in related discipline preferred
Job Responsibility
Job Responsibility
  • Define product features and capabilities, close architecture, and micro-architecture requirements, drive technical specifications for SoC and IP blocks to meet those requirements, and provide technical direction to execution teams
  • Comprehend the SOC as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
  • Work cross functionally with IP/Domain architects to identify and assess complex technical issues/risks and develop architectural solutions to achieve product requirements
  • Knowledge sharing and other contributions to Platform & System Architecture
  • As an overall product owner, responsible for architecture analysis and technical solutions for marketing/feature change requests
  • Work closely with Design teams for Area and Floorplan refinement, Verification Test plan reviews, Timing targets, Emulation plans, Pre-Si bug resolution and Performance/Power Verification sign offs
  • Support Post-Si teams for Product Performance, Power and functional issues debug/resolution
Read More
Arrow Right