CrawlJobs Logo

Low Level Hpc Developer

https://www.randstad.com Logo

Randstad

Location Icon

Location:
Malaysia , Kuala Lumpur

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

25000.00 - 35000.00 MYR / Month
Save Job
Save Icon
Apply Position

Job Description:

This role is ideal for low-level software developers who are passionate about performance optimisation and interested in applying their skills within a scientific computing environment. You will work across a multi-language stack (C, C++, Python, Java) and leverage modern CPU and GPU architectures to design and optimise high-performance applications. The role requires strong judgement in selecting the right tools and approaches—balancing efficiency, maintainability, and computational performance.

Job Responsibility:

  • Design and develop high-performance scientific processing software
  • Implement, test, optimise, and maintain applications across C/C++, Python, and Java
  • Analyse and improve existing codebases for performance and scalability
  • Work on complex computational problems involving large datasets and parallel processing
  • Collaborate with cross-functional teams to deliver rapid product iterations
  • Provide advanced (Level 3) technical support for complex client issues
  • Review code and contribute to engineering best practices
  • Mentor junior engineers and interns within the team
  • Continuously build domain knowledge in scientific and computational problem areas

Requirements:

  • Strong expertise in C and/or C++ (additional experience in Python or Java is an advantage)
  • Proven experience in low-level performance optimization, including: Multithreading and concurrency
  • Memory management and alignment
  • Vectorisation (e.g., SIMD, AVX)
  • Loop optimization techniques
  • Experience in one or more of the following areas: High-performance computing (HPC)
  • Large-scale data processing / I/O optimization
  • Parallel or distributed computing
  • Numerical or scientific computing
  • Strong problem-solving skills with attention to detail
  • Excellent communication skills in English (technical and business)

Nice to have:

  • Python
  • Java
What we offer:

Attractive benefits package

Additional Information:

Job Posted:
May 20, 2026

Expiration:
July 03, 2026

Work Type:
On-site work
Icon
Randstad - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon
PREMIUM
More languages and countries
+ Unlock 31594 hidden job offers
Languages
English Čeština Deutsch Ελληνικά Español Français +15
Countries
United States United Kingdom India Canada Australia +
See plans
Plans from $2.99 / month

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Low Level Hpc Developer

New

Low Level HPC Developer

Our client is a global high-performance computing technology company specializin...
Location
Location
Malaysia , Kuala Lumpur
Salary
Salary:
25000.00 - 38000.00 RM / Month
https://www.randstad.com Logo
Randstad
Expiration Date
July 09, 2026
Flip Icon
Requirements
Requirements
  • Deep expertise in C/C++ and performance optimization
  • Strong low-level engineering fundamentals
  • Embedded Systems
  • Firmware Development
  • Systems Programming
  • GPU/CUDA Engineering
  • Performance Engineering
  • High-performance backend systems
  • Bachelor Degree
Job Responsibility
Job Responsibility
  • Design, develop, optimize, and maintain high-performance software systems
  • Work closely with CPU/GPU optimized workloads using CUDA and parallel computing techniques
  • Implement low-level performance improvements involving multithreading
  • Implement low-level performance improvements involving concurrency
  • Implement low-level performance improvements involving vectorization
  • Implement low-level performance improvements involving memory optimization
  • Implement low-level performance improvements involving SIMD / AVX instructions
  • Contribute to scientific and large-scale compute processing systems
  • Troubleshoot and resolve complex performance bottlenecks
  • Collaborate with engineers across C++, Python, and Java environments
  • Fulltime
Read More
Arrow Right

Firmware Engineering Manager - HPC/AI

Develop and maintain embedded software for HPC platforms, including low-level dr...
Location
Location
United States
Salary
Salary:
137000.00 - 315000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • First level university degree or equivalent experience required
  • May have advanced university degree
  • Typically 5 or more years of related work experience, including 0 -2 years of people management experience
  • Strong leadership skills, including coaching, team-building, and conflict resolution
  • Advanced project management skills including time and risk management, resource prioritization, and project structuring
  • Strong analytical and problem solving skills
  • Ability to manage human capital across geographies to drive workforce development and achieve desired results
  • Strong verbal and written communication skills, including negotiation, presentation, and influence skills
  • Advanced business acumen, technical knowledge, and extensive knowledge in applications and technologies
  • Strong multi-tasking and prioritization skills
Job Responsibility
Job Responsibility
  • Provides direct and ongoing leadership for a team of individual contributors designing and developing new products, enhancements and updates. and coordinating projects for systems software, including low-level drivers, hardware interface layers, monitoring agents, networking stacks, and development/test tooling
  • Manages headcount, deliverables, schedules, and costs for multiple ongoing projects, ensuring that resources are appropriately allocated and that goals, objectives, timelines, and budgets are met in accordance with program and organizational roadmaps
  • Communicates project status and escalates issues to direct managers, program managers, and internal and external development partners
  • Manages relationships with outsourced partners and suppliers, including setting expectations regarding deliverables, product quality, schedules, and costs
  • ensures that team members are effectively communicating and collaborating with outsourced resources
  • Proactively identifies opportunities for process improvement and cost reductions opportunities
  • Provides people-care management for assigned team members, including hiring, setting and monitoring of annual performance plans, coaching, and career development
  • ensures that proper knowledge and career development tools are in place to support ongoing team member and process development
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Lead Networking Architect

Lead Networking Architect to drive the architecture of a new AI SuperNIC and sca...
Location
Location
Multiple
Salary
Salary:
Not provided
onhires.com Logo
OnHires
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years in networking, system architecture, NIC/DPU/SoC development, or HPC networking
  • Strong expertise in RDMA, RoCEv2, NVMe-oF, and high-performance networking
  • Deep understanding of networking protocols, scale-out architectures, and low-latency design
  • Experience working across hardware + firmware + driver/software
  • Ability to lead architectural definitions, system modeling, and performance analysis
  • Experience in NIC, SmartNIC, DPU, networking silicon, or data-center interconnects is required
Job Responsibility
Job Responsibility
  • Architect the scale-out communication layer of the AI SuperNIC
  • Define system-level networking requirements for hardware, firmware, and software
  • Lead performance modeling, simulations, benchmarking, and optimization
  • Evaluate and integrate advanced standards: RoCEv2, RDMA, UEC, UALink, NVLink, NVMe-oF
  • Collaborate with internal R&D teams and external partners/customers
  • Drive innovation in data-center interconnects and AI networking solutions
  • Fulltime
Read More
Arrow Right

Senior R&D Hardware Test Engineer

As a member of the Client Biosciences San Jose Hardware Engineering Research & D...
Location
Location
United States , San Jose
Salary
Salary:
55.00 - 58.00 USD / Hour
gomillenniumsoft.com Logo
MillenniumSoft Inc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical Engineering or similar technical discipline
  • Minimum 5 years of experience as a Test Engineer supporting product introduction
  • Strong experience in instrumentation measurements both analog and digital
  • Knowledgeable in PCB test standards, FPGA testing and high speed board test design
  • Methodologies of calibration and understanding of measurements uncertainty, six sigma and ICT/DFT/FCT
  • Extensive experience in testing of Digital and Analog/Mixed signal circuits
  • Experience using RF measurement instruments, high-speed oscilloscopes, signal generators, arbitrary waveform generators
  • Ability to read and interpret PCB schematics and perform basic digital and analog circuit analysis
  • Experience designing and analyzing test procedures to minimize measurement error
  • Knowledge of industrial controls systems and their communications interfaces and protocols such as Ethernet/IP
Job Responsibility
Job Responsibility
  • Interface with the R&D designers and other Hardware Engineers to define the most efficient and accurate measurement for testing the boards functionality
  • Design the test fixtures
  • Ability to remotely manage computers using SSH or VNC protocol using Git version control
  • Work closely with validation test engineers to insure that the test fixtures would satisfy module automated testing
  • Drive system verification of solutions through ATE/FCT
  • Support the HW team with sub system bring-up and test fixtures
  • Responsibility for Test definition and calibration of the ATE
  • Collaborate with HW Design Engineers to develop and execute hardware verification test plans
  • Board level functional testing
  • Design, build and program test systems used in HW testing as well as generate automated reports tracking for test results
  • Fulltime
Read More
Arrow Right

Infrastructure Intern

Our infrastructure role drives the development and adoption of next-generation i...
Location
Location
United States , San Jose
Salary
Salary:
Not provided
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Progress towards a Bachelor’s, Master’s, or PhD degree in Computer Science, Engineering, or a related technical field
  • Proficiency in C/C++ or Rust
  • Proficiency in Python (for interns interested in systems software)
  • Strong fundamentals in data structures and algorithms
  • Strong understanding of low-level software engineering
  • Strong understanding of hardware/software co-design
  • Excellent communication and collaboration skills
Job Responsibility
Job Responsibility
  • Drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more reliably, and push the boundaries of AI performance
  • Working on our hybrid-cloud high-performance compute (HPC) clusters, massively parallel CI executions, Infrastructure-as-code, scale-out observability platform with LLM integration, and building high-quality tools that engineers love using
What we offer
What we offer
  • 12-week paid internship (June - August 2026)
  • Generous housing support for those relocating
  • Daily lunch and dinner in our office
  • Direct mentorship from industry leaders and world-class engineers
  • Opportunity to work on one of the most important problems of our time
Read More
Arrow Right

Performance Engineer - Inference

Engineers on the inference performance team operate at the intersection of hardw...
Location
Location
Canada , Toronto
Salary
Salary:
Not provided
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors / Masters / PhD in Electrical Engineering or Computer Science
  • Strong background in computer architecture
  • Exposure to and understanding of low-level deep learning / LLM math
  • Strong analytical and problem-solving mindset
  • 3+ years of experience in a relevant domain (Computer Architecture, CPU/GPU Performance, Kernel Optimization, HPC)
  • Experience working on CPU/GPU simulators
  • Exposure to performance profiling and debug on any system pipeline
  • Comfort with C++ and Python
Job Responsibility
Job Responsibility
  • Build performance models (kernel-level, end-to-end) to estimate the performance of state of the art and customer ML models
  • Optimize and debug our kernel micro code and compiler algorithms to elevate ML model inference speed, throughput and compute utilization on the Cerebras WSE
  • Debug and understand runtime performance on the system and cluster
  • Develop tools and infrastructure to help visualize performance data collected from the Wafer Scale Engine and our compute cluster
What we offer
What we offer
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Our simple, non-corporate work culture that respects individual beliefs
Read More
Arrow Right

Platform Architect

As a Platform Architect, you will lead the definition and realization of our AI ...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of experience in system or server hardware architecture, ideally in HPC, AI infrastructure, or hyperscale data centers
  • Deep understanding of PCIe protocols and topologies, including bifurcation, retimer tuning, switch fabrics, and accelerator communication
  • Experience with rack-level and multi-rack system design, including shared power and networking infrastructure
  • Strong expertise in BMC systems, control buses, telemetry integration, and orchestration tooling
  • Familiarity with modern high-speed networking technologies: 400G Ethernet, InfiniBand, CXL fabrics, and NIC-switch integration
  • Proven background in power architecture for dense compute systems, including power budgeting, sequencing logic, and VRM optimization
  • Rack-level management infrastructure design experience, including CDU layout, telemetry aggregation, and rack controller implementation
  • Proven track record of building infrastructure for at-scale deployment, such as automated diagnostics, health monitoring, and fleet orchestration frameworks
  • Understanding of thermal design principles such as airflow, heatsink selection, and liquid cooling systems
  • A systems-level perspective with the ability to design scalable, maintainable, and high-performance platforms
Job Responsibility
Job Responsibility
  • Architect the end-to-end hardware system stack, including server-level components, rack-scale systems, and multi-rack POD designs optimized for AI and high-performance workloads
  • Design and implement advanced PCIe Gen5/Gen6 topologies: root complex architecture, retimer placement, switch hierarchy, and accelerator fan-out strategies
  • Define scalable BMC architecture and platform management features across fleet deployments, including telemetry pipelines, orchestration hooks, and API integrations (e.g., Redfish, IPMI)
  • Specify and lead the implementation of chip-to-chip interconnects such as NVLink, UCIe, and other emerging high-bandwidth, low-latency fabrics
  • Develop integration strategies for power distribution, control planes, cooling systems (air and liquid), and shared interconnect fabrics at the rack level
  • Own the networking architecture across servers and racks, including 400G/800G Ethernet, leaf-spine switching, NIC-to-ToR planning, and cross-rack topology
  • Specify power delivery systems for high-density, multi-kilowatt platforms: VRM selection, power trees, sequencing, and protection logic
  • Guide system design decisions with awareness of mechanical and thermal constraints to ensure performance, manufacturability, and serviceability
  • Contribute to rack-level management infrastructure: CDU planning, telemetry aggregation, rack controller architecture, and out-of-band control
  • Support bring-up and validation teams in debugging complex issues at the system, rack, and POD levels
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Senior Software Development Engineer

We are seeking an experienced and highly technical SMTS Software Development Eng...
Location
Location
United Kingdom
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer Science, Computer Engineering, or related technical field
  • 8+ years of software engineering experience in systems software, runtime libraries, GPU programming, or compiler/runtime interfaces
  • Strong proficiency in modern C++ (C++14/C++17 or newer), templates, memory models, and low‑level systems programming
  • Deep understanding of at least one GPU computing model (HIP, CUDA, SYCL, OpenCL, OpenMP offload)
  • Hands‑on experience with runtime systems, driver interfaces, or high‑performance compute libraries
  • Strong debugging skills using tools such as gdb, sanitizers, profilers, and GPU debugging tools
  • Solid understanding of parallel programming concepts—memory hierarchy, synchronization, concurrency, thread scheduling
Job Responsibility
Job Responsibility
  • Architect, implement, and optimize features in the HIP runtime, including memory management, kernel dispatch, device abstraction, multi‑GPU coordination, and synchronization primitives
  • Contribute to the evolution of the HIP programming model and interoperability with ROCr, HSA runtime, and compiler toolchains
  • Ensure functional correctness, performance, and scalability of runtime APIs across different GPU generations
  • Conduct root‑cause analysis and systems‑level debugging across the runtime, driver, compiler, and hardware layers
  • Profile GPU applications and internal runtime components to identify bottlenecks and design performance improvements
  • Optimize HIP runtime behavior for large-scale AI, HPC, and cloud workloads
  • Work closely with compiler teams (LLVM/Clang), driver teams, GPU architecture, and systems engineers to deliver end‑to‑end GPU software solutions
  • Contribute to API specifications and collaborate with upstream open-source communities where appropriate
  • Define and drive technical strategy for correctness, reliability, and conformance of the HIP runtime
  • Support enhancements in automated testing, CI, and stress/failure scenarios in the HIP test suite
Read More
Arrow Right