CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Lead verification Engineer - high speed protocol

India, Hyderabad · Job Posted February 13, 2026
Apply Position
Job Link Share

Job Description

This exciting position in the AMD Data Center Networking Technology Solutions group as the Senior verification Engineer will provide the individual with an opportunity to build a strong technical career in AMD next generation networking IPs/SS/SoCs. In the Senior RTL Verification Engineer roles, you will work as part of a team which is responsible for IP, Subsystem, Systems design verification in the data center networking domains. Verification engineers are expected to have or learn the Data Center networking standards, participate in providing inputs during solution architecture, responsible for creating the initial product verification methodology, selecting the testing environments, and developing testing plans to test functionality, performance..etc. You plan and develop a verification environment while coordinating with developers and architects throughout the design process.

Job Responsibility

  • Take an independent verification role in developing TB architecture definition and TB infrastructure/test coding development for Data Center Networking IP/Systems
  • Work as part of a team which is responsible for IP, Subsystem, Systems design verification in the data center networking domains
  • Participate in providing inputs during solution architecture
  • Responsible for creating the initial product verification methodology, selecting the testing environments, and developing testing plans to test functionality, performance

Requirements

  • Masters/ Bachelors in EE/EC/CS with 5+ years of experience in IP/SoC/ASIC Verification
  • Understanding product specifications and deriving the TB architectures
  • Developing verification plan, test plan, coverage plan, assertions
  • Developing block level and multi block level verification environments & reusable verification components based on SV/UVM methodology
  • Coverage metrics to ensure conformity, running regressions, debug test failures and regression management
  • Knowledge and working experience with any of the complex protocols like PCIe/Ethernet/DMAs/Cryptography/Others – an advantage
  • Experience in Scripting languages like Perl or Python
  • Knowledge in AMBA AXI, APB..etc - an advantage
  • Ability to work collaboratively with other team members and have good ownership and accountability
  • Assisting validation teams with on board-level test issues, educating design teams on verification methodology
  • Contributing to process improvement in verification methodologies that impact the productivity
  • Strong oral and written communication skills, problem solving and analytical skills

Nice to have

  • Knowledge and working experience with any of the complex protocols like PCIe/Ethernet/DMAs/Cryptography/Others – an advantage
  • Knowledge in AMBA AXI, APB..etc - an advantage
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Lead verification Engineer - high speed protocol

8 matching positions

New

Formal Verification Engineer

The Formal Verification team is dedicated to formal verification. It provides fo...
Location
Location
Canada , Markham
Salary
Salary:
155200.00 - 232800.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Combined ASIC/FPGA design and verification experience
  • Verify complex IPs including I/O virtualization, PCIe Root Complex/End Point, and high-speed inter-chiplet interconnects using advanced formal verification methodologies
  • Develop and execute formal functional and security verification strategies to ensure industry-leading design quality and coverage
  • Apply expertise in high-speed I/O protocols, IP verification, and formal verification technologies to validate next-generation semiconductor designs
  • Drive adoption of cutting-edge formal verification and automation techniques to improve verification efficiency and accelerate closure
  • Provide technical leadership, mentorship, and methodology guidance across formal verification projects and teams
  • Demonstrate strong hands-on experience with AI-based formal verification, including AI-assisted property generation, proof optimization, coverage analysis, root-cause debugging, and verification closure
  • Collaborate closely with architecture, RTL design, DV, and silicon teams from concept through tapeout and post-silicon validation
  • Strong background in formal property verification (FPV), sequential equivalence checking (SEC/SEQ/SLEC), and/or academic formal methods
  • Expertise in a formal property language (SVA preferred), abstraction techniques, formal sign-off and commercial formal tools (VC-Formal, JasperGold, Questa Formal, etc.)
Job Responsibility
Job Responsibility
  • Collaborating with architects and designers to understand the design intents
  • Creating and executing formal verification plans for design blocks
  • Writing and debugging properties to verify the design, analyzing signatures and pushing for the resolution
  • Optimizing runtime using formal techniques
  • Collecting and reporting status and progress
  • Improving formal setups based on feedbacks from reviews, metrics, etc
  • Leading and coordinating verification activities for a small team
  • Training and coaching junior engineers
  • Developing working procedures, flows and infra
  • Handling complicated formal problems
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Platform Soc Debug Lead Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great prod...
Location
Location
United States , Austin
Salary
Salary:
200000.00 - 300000.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong understanding of Server platform components, x86 or other complex CPU architectures
  • Deeper domain expertise in areas such as IO interfaces - PCIe, CXL, RAS, Power management to drive comprehensive system level test-plan execution
  • Understanding of BMC firmware and features, including IPMI, Redfish, sensor monitoring, power control, and remote management is a plus
  • Prior experience with computer system design and/or validation, testing tools, and environments
  • Experience with handling and taking captures using Oscilloscopes, protocol analyzers, and JTAG based Debug Tools
  • Proficiency in C, Python, and shell scripting for low-level development and debug
  • Excellent organizational skills and the ability to prioritize multiple workstreams and meet tight deadlines
  • Strong networking and relationship-building skills, with the ability to drive effective decision-making across various functions and levels within the organization
  • Knowledge of pre-silicon environments (Verification, Emulation, Virtual Bring-Up) is a plus
  • BS or MS degree in Electrical Engineering or related major, with 12+ years of applicable experience
Job Responsibility
Job Responsibility
  • Lead platform and SoC debug for EPYC/AI server platforms, driving issue resolution, validation, and quality to meet program milestones
  • Lead debugging efforts for enabling AI/Server SoC platforms in domains such as high-speed data-center I/O (PCIe, CXL, etc.), RAS features to resolve issues efficiently that are seen from the program execution
  • Collaborate with partner organizations to provide root cause analysis for platform issues in a Data center environment
  • Improve debug capabilities and methodology over time by identifying common challenges or impediments to efficient debug and working with partner organizations like design, Firmware and software teams to drive innovation in silicon architecture, design, tools and methods
  • Manage and track technical issues, risks, and priorities effectively with the business unit and SW Debug tools teams
  • Manage customer and executive communications, including program status, risks and opportunities
  • Maintain strong communication skills, both verbal and written, to convey summary findings and recommendations to senior management
  • Fulltime
Read More
Arrow Right

Ip Post-Silicon Validation Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING  At AMD, our mission is to build great pro...
Location
Location
Canada , Markham
Salary
Salary:
155200.00 - 232800.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s degree majoring in EE, CS or related field
  • Experience in digital logic design/verification/post-silicon validation
  • Extensive experience with ASIC debug techniques and methodologies
  • Knowledge of physical and protocol levels of common high-speed interfaces such as PCIe/CXL/UALINK is an asset
  • Experience with board/platform-level debug, including clock/power delivery, sequencing, analysis, and optimization
  • Strong scripting skills (eg. Ruby, Python)
  • Extensive experience with common lab equipment, including protocol/logic analyzers, oscilloscopes, etc.
  • In-depth knowledge of PC architectures/PCIe protocol is an asset
  • Must have excellent written and verbal communication skills
  • Must excel in a dynamic team working environment
Job Responsibility
Job Responsibility
  • Driving the planning, validation, and debug of various hardware IP for forthcoming AMD APU, CPU, Compute and Discrete Graphics SOC programs
  • Defining, documenting, executing and reporting the overall functional test plan and validation strategy for a set of AMD IP’s
  • Driving technical innovation to enhance AMD's capabilities in IP validation, including tools and scripts/automation development, technical and procedural methodology enhancement, and various internal and cross-functional technical initiatives
  • Debugging IP issues found during pre-silicon, bring-up, system validation, and production phases of the SOC programs
  • Engaging on pre-silicon ‘shift left’ activities with cross-functional teams such as Design Verification (DV), Diagnostics, Emulation and other software/hardware modeling frameworks to ensure readiness for first silicon arrival, enablement of IP functionality, and debug of critical features
  • Leading collaborative technical discussions to drive resolution of technical issues and roll out technical initiatives
  • Developing knowledge of system architecture/debug and other internal IP’s
  • Supporting issues on customer platforms as requested by customer support teams
  • Fulltime
Read More
Arrow Right

Fpga Manager

As an FPGA Engineering Manager, you will serve as a formal people manager and te...
Location
Location
United States , North Reading
Salary
Salary:
192300.00 - 307600.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience in FPGA design, implementation, and verification
  • Strong proficiency in Verilog for FPGA synthesis
  • Hands-on experience with AMD (Xilinx) and/or Intel (Altera) FPGA toolchains, including IP configuration and timing constraint development
  • Proven design experience with digital and mixed-signal interfaces such as high-speed serial interfaces (e.g., PCIe, SerDes), memory interfaces (DDR), ADCs/DACs, and control and communication protocols (AXI4, SPI, I2C, USB)
  • Experience building verification environments, simulations, and testbenches for new FPGA features
  • Ability to read and interpret schematics and understand digital hardware design
  • Experience validating FPGA functionality on real hardware platforms
  • Strong communication skills and ability to collaborate across disciplines and cultures
  • Driven, self-starter mindset with a bias for action and strong ownership from problem definition through delivery
  • Demonstrated ability to build and lead teams—recruiting, onboarding, mentoring, and creating an environment where engineers can do their best work
Job Responsibility
Job Responsibility
  • Mentor and coach engineers, providing technical guidance, code/design reviews, and support for professional development
  • Manage and lead a team of FPGA engineers (direct reports): set goals and priorities, delegate effectively, run regular 1:1s, and ensure on-time, high-quality delivery
  • Manage a verification team, including external partners, to ensure clear scope, priorities, quality expectations, and execution cadence
  • Develop and implement FPGA designs for advanced power semiconductor test systems
  • Collaborate with cross-functional teams to define FPGA requirements and write detailed specifications aligned with product and system-level needs
  • Drive FPGA development from architecture and IP selection through implementation, verification, and release
  • Contribute to FPGA-related hardware design decisions including device selection, pinout planning, and high-speed interfaces
  • Support firmware and software teams during board bring-up, system integration, and factory readiness
  • Perform hands-on debugging and validation using lab equipment such as logic analyzers, oscilloscopes, and JTAG tools
  • Help evolve FPGA architectures to support high-throughput, deterministic, and scalable power test solutions for emerging workloads including AI and wide-bandgap devices
What we offer
What we offer
  • Medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • discretionary bonus based on financial performance
  • Fulltime
Read More
Arrow Right

Downstream System Owner

Downstream System Owner. Support manufacturing activities associated with cGMP e...
Location
Location
United States , Thousand Oaks
Salary
Salary:
88281.00 - 119439.00 USD / Year
amgen.com Logo
Amgen
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's degree
  • OR Bachelor's degree & 2 years of engineering and/or manufacturing experience
  • OR Associate's degree & 6 years of engineering and/or manufacturing experience
  • OR High school diploma / GED & 8 years of engineering and/or manufacturing experience
Job Responsibility
Job Responsibility
  • Model leadership behaviors and positive values to create a positive working environment
  • Be individually accountable for consistent equipment performance and reliability
  • Be accountable for assigned results on key capital projects
  • Suggest design modifications to address risks and design in quality and safety
  • Provide oversight for verification work developed by outsourced/contract verification staff
  • Act as a liaison between Engineering, Automation, Maintenance, Instrumentation, and Quality Assurance during project planning, execution, and closeout
  • Ensure that validation protocols are executed and documented in accordance with cGMP good documentation and safety practices
  • Ensure safety during commissioning, validation, maintenance, and manufacturing activities
  • Initiate and drive continuous improvement activities and projects to completion
  • Participate or lead, when required, multidisciplinary site teams, e.g. Multi-functional Team, Root Cause Analysis lead
What we offer
What we offer
  • Retirement and Savings Plan with generous company contributions
  • group medical, dental and vision coverage
  • life and disability insurance
  • flexible spending accounts
  • discretionary annual bonus program
  • stock-based long-term incentives
  • award-winning time-off plans
  • flexible work models where possible
  • Fulltime
Read More
Arrow Right

Senior Electrical Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, or related field AND 3+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Must pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Preferred: BS / MS in Electrical/Computer Engineering or equivalent industry experience
  • 5+ years’ experience designing board and system level server products
  • 5+ years’ experience developing board and system level bring-up and test plans
  • 5+ years’ experience debugging board and system level issues for Cloud Servers
  • 5+ years’ experience architecting, implementing, and validating RTL code for CPLD/FPGA system management
Job Responsibility
Job Responsibility
  • Understand customer requirements and high-level architectural design, execute electrical design at board level and system level, responsible for detailed design specifications
  • Collaborate with internal design team (thermal, mechanical, firmware, OS) and external partner (ODM/OEM) for design implementation, ensure product functionality, performance, quality and reliability
  • Perform complete and deep design review, including schematics, board files, BOM, DFT, DFM, etc.
  • Define board level bring-up and electrical test requirements, ensure complete coverage, execute or guarantee execution
  • Work with partner teams to create system level bring-up and end-to-end validation test plans, ensure complete coverage, guarantee execution
  • Troubleshooting, issue triage, leading hardware related debug efforts with partner teams, drive resolution and bug reports
  • Architect and implement RTL (Register-Transfer Level) code for Programmable Logic Devices (PLDs), ensuring robust and scalable hardware logic aligned with system-level requirements
  • Define and design computer boards and system-level solutions, including power and reset sequencing for high-performance platforms
  • Develop, review, and deploy comprehensive testbenches and randomized verification environments to validate CPLD logic and ensure functional integrity across edge cases
  • Fulltime
Read More
Arrow Right

Silicon Design Engineer

PCIe SubSystem team delivers industry leading high-performance interconnects IP ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid background with ASIC design verification flow and multiple ASIC tape out experience with 8+ years
  • Team leading experience and experienced on testbench architecture
  • Solid knowledge on UVM, SystemVerilog, Verilog
  • Solid background on PCIe is preferred, other high speed IO protocol or Serdes PHY is also a big plus
  • Low power verification work experience is a plus
  • Knowledge on formal verification is a plus
  • Fluent written English for technical discussion among global team, vocal is a plus
  • Bachelors or Masters degree in computer engineering/Electrical Engineering with 5+ years’ experience in digital ASIC/SOC design verification.
Job Responsibility
Job Responsibility
  • Develop and update infrastructure and environment for IP level design verification
  • Closely working with Design and Architecture team to develop new verification component
  • Responsible for PCIe SS IP new features verification plan and verification closure.
Read More
Arrow Right

Hardware Systems Intern

Physical Intelligence is bringing general-purpose AI into the physical world. We...
Location
Location
United States , San Francisco
Salary
Salary:
Not provided
physicalintelligence.company Logo
Physical Intelligence
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Completed their 2nd year of Mechanical or Mechatronics Engineering
  • Familiarity with power analyzer, oscilloscopes and debugging of electromechanical systems with a strong understanding of control systems and communication protocols (CAN, ethernet, high and low speed systems)
  • Basic scripting (Python, Bash) or data visualization for fleet analytics
  • Exposure to program management tools including Notion, Linear or an ability to create strong processes with Excel and google docs
  • Thrive in fast, interdisciplinary environments with tangible outcomes
Job Responsibility
Job Responsibility
  • Deeply engaging with problems at the intersection of mechanical, electrical and controls for robot hardware
  • Ability to take an ambiguous problem, root-cause it and design and build a solution that addresses it
  • Leading data collection and reliability analysis to identify recurring failure modes, logging uptime/cycles, and supporting root-cause investigations (RCCA/FMEA)
  • Developing a failure pareto identifying the core issues that cause robots to fail and when
  • Collaborating with mechanical, electrical, and software engineers to track system performance across builds and deployments
  • Building tools, jigs and architecting processes that make robot fleet faster, safer, and more reliable
  • Running and improving test protocols for new hardware releases, field repairs, and after-service verification
  • Supporting hardware builds and production operations
  • Tracking inventory, materials and vendors
  • Helping implement configuration, serialization, and test tracking systems to enable quick service and replacement of our systems
  • Fulltime
Read More
Arrow Right