CrawlJobs Logo

Lead Silicon Design Engineer

amd.com Logo

AMD

Location Icon

Location:
India , Hyderabad

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

This is a role in FPGA Silicon Architecture in AECG (Adaptive and Embedded Computing Group) in Hyderabad, helping define the Silicon Architecture for FPGAs and Adaptive SoCs.

Job Responsibility:

  • Analyze various tradeoffs in architecting modern FPGAs and Adaptive SoCs that meets market requirements
  • Define and capture device level architecture and related collateral working with stakeholders
  • Documentation and validation of Architecture intent through specifications and other means
  • Help architect new features and feature enhancements in interconnect, clocking, configuration, logic and all other aspects of our FPGA and SOC architectures
  • Circuit design on advanced process nodes as required for architectural analysis, test chip design
  • Digital logic design (Verilog/VHDL) to capture architecture definition

Requirements:

  • VLSI design on advanced process nodes
  • Die-package interactions and implications on architecture and design
  • Digital logic design and HDL languages (Verilog/VHDL)
  • Familiarity with FPGA architectures and FPGA implementation tools
  • 10+ years of work experience
  • Good oral and written communication skills
  • Use of AI tools / scripting/ coding
  • Able/willing to work with teams globally
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Additional Information:

Job Posted:
March 25, 2026

Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Lead Silicon Design Engineer

Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 years of experience in digital ASIC/SOC design verification
  • 4 to 5 years manager experiences on ASIC/SOC design and verification
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Strong system and software engineering background
  • Strong communications skills
  • Strong analytic and problem-solving skills
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talents
  • Lead team, meet schedule commitments and provide strong support to various SoC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right

Physical Design Engineer

This role has been designed as ‘Hybrid’ with an expectation that you will work o...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4+ years experience in ASIC physical design
  • Experience with block implementation, extraction, timing and or full-chip designs
  • Strong communication skills
  • Strong hands-on TCL/Perl development skills
  • Experience as a full-chip floorplanning, routing, or timing lead for a large silicon project
  • Track record of taping out complex chips on advanced process nodes
Job Responsibility
Job Responsibility
  • Responsible for all aspects of Physical Design for Fullchip/Blocks covering Floorplanning, Placement, Budgeting, Clock Tree planning & analysis, Scan re-ordering, Clock tree synthesis, Placement optimizations, Routing, Timing and SI analysis/closure, ECO tasks (both timing and functional), EM/IR, DRC, LVS, ERC analysis & fixes, Low Power solution development & implementation
  • Work closely with the methodology team to solve the implementation challenges & provide inputs to improve the Physical design flow
  • Experienced in design automation
  • Understanding of Timing constraints, SI prevention, Power reduction
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Lead Test Development Engineer

Lead the definition and implementation of manufacturing test solutions, developi...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
achronix.com Logo
Achronix Semiconductor
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience in DFT, testing, or silicon validation
  • Solid understanding of scan insertion, ATPG, MBIST, and fault models
  • Experience with Synopsys TestMax, Siemens Tessent, and similar DFT EDA tools
  • Proficiency with JTAG, boundary scan, and related IEEE standards (1149.1, 1149.6)
  • Hands-on experience with ATPG, MBIST and functional pattern generation, simulation, and verification
  • Familiarity with script-based test case generators and industry-standard test pattern formats (WGL, STIL)
  • Proficiency in scripting languages (Python, Perl, or Tcl)
  • Strong debugging and problem-solving skills for silicon and test issues
Job Responsibility
Job Responsibility
  • Define and implement DFT architecture (scan, boundary scan, MBIST)
  • Collaborate with design and physical design teams to ensure integration and verification of DFT features
  • Design and implement test mode controls and access mechanisms
  • Generate and validate ATPG patterns for various fault types
  • Generate test cases targeting specific FPGA blocks and IP
  • Work with IP vendors to integrate testing solutions for external memory interfaces and high-speed I/O
  • Perform fault coverage analysis and implement improvements
  • Conduct gate-level simulations with test patterns
  • Perform silicon test pattern bring-up, validation, and debugging on lab bench and ATE platforms
  • Implement and debug scan, BIST, and functional tests on production testers
  • Fulltime
Read More
Arrow Right

Firmware Engineering Lead

We are looking for an experienced and passionate Firmware Engineer to join the N...
Location
Location
Serbia , Belgrade
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Extensive experience with microcontrollers and embedded C/assembly programming
  • Strong understanding of low-level HW/FW interfaces and performance optimization
  • Familiarity with multi-core firmware design and techniques
  • Experience with Real-Time Operating Systems (RTOS) and board support packages
  • Experience with hardware abstraction layers and shared code bases
  • Proficiency in Agile/Scrum firmware development methodologies
  • Hands-on experience with pre-silicon FW development environments, including emulation, RTL simulation, and modeling platforms
  • 10+ years of firmware development experience, with proven leadership capability
  • Exposure to AI-driven development tools and workflow optimization
  • Bachelor's or Master's degree in electronics/computer engineering or other applied sciences
Job Responsibility
Job Responsibility
  • Build and scale a local NBIO firmware team, including hiring, mentoring, and managing a mix of full-time employees and contractors
  • Lead day-to-day development efforts, including design, implementation, and co-verification of embedded firmware
  • Work within the broader NBIO firmware team to drive technical excellence and FW development best practices
  • Apply AI tools and techniques to improve workflows and accelerate development
  • Collaborate across sites and functions
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right
New

Silicon Design Engineering Manager

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Taiwan , Hsinchu; Taipei
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's degree in Computer Engineering or Electrical Engineering
  • Solid design and leading experiences
  • Experience leading others in technical and managerial settings
  • Excellent communication, writing, and presentation skills
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Experience managing IP design projects with teams of 10 or more people
  • Specialized knowledge of USB 3.0/3.1/3.2 or Thunderbolt protocols and link layers
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talent
  • Lead team, meet schedule commitments and provide strong support to customers
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right
New

Silicon Design Engineering Manager

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Taiwan , Hsinchu; Taipei
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's degree in Computer Engineering or Electrical Engineering with solid design and leading experiences
  • Solid digital ASIC/SOC design verification, and manager/leading experiences in the domain
  • Prior experience in silicon IP design and verification
  • Prior experience Managing technical teams
  • Fluent English
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talent
  • Lead team, meet IP delivery schedule commitments and provide strong support to SOC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right
New

Technical Program Manager - SOC

As a Technical Program Manager in AMD's Networking technology and solutions grou...
Location
Location
United States , Santa Clara
Salary
Salary:
182320.00 - 273480.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer/Electrical Engineering
  • Familiarity with silicon design process
  • Experience in silicon design, verification, validation development preferred
  • Excellent presentation and leadership skills
  • Strong interpersonal skills
  • Exceptional written and verbal communication skills
  • Experience leading complex, interrelated projects, programs, and functions
  • Outstanding team player
  • Proficiency in tools like JIRA, Confluence, SharePoint, Excel and MS Office
  • Experience collaborating with globally distributed teams
Job Responsibility
Job Responsibility
  • Collaborate with engineering managers, ASIC/hardware/software developers, and product managers to drive the planning and execution of multiple dynamic silicon development projects
  • Define, plan, and execute projects and program plans based on management guidance and senior technical mentorship
  • Assess the technical feasibility of new products by clarifying and analyzing requirements with software/hardware architects, technical leads, and engineers
  • Develop program schedules, considering various silicon development process and hardware/firmware dependencies, and build staffing plans to support the timeline
  • Participate in creating project plans and schedules
  • develop and improve processes for tracking projects and risk mitigation
  • Deliver on all assigned program commitments from inception through execution within schedule, budget, and scope
  • Act as a critical liaison between R&D and other partners for successful project execution
  • Own resource tracking, status reporting, and issue communication to key partners, including senior executives and customers
  • Prepare and deliver project status updates and reviews to internal stakeholders
Read More
Arrow Right