CrawlJobs Logo

Junior SOC Engineer

nttdata.com Logo

NTT DATA

Location Icon

Location:
United Kingdom , Birmingham

Category Icon
Category:
IT - Administration

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

The Junior SOC Engineer role at NTT DATA involves supporting the operation and maintenance of SOC detection and response capabilities. The position focuses on developing foundational engineering skills in SIEM management, detection use cases, and incident support.

Job Responsibility:

  • Assist with the deployment, configuration, and ongoing maintenance of SIEM platforms and data feeds
  • Support onboarding, parsing, and normalisation of log sources across on premises and cloud environments
  • Contribute to the creation, tuning, and maintenance of SIEM detection rules and correlation searches
  • Perform basic health checks and troubleshooting of SIEM data ingestion issues
  • Assist senior engineers and analysts during investigations and incident response activities
  • Support continuous improvement of detections based on incident findings and threat intelligence
  • Support integration of playbooks with SOAR platforms
  • Help update and refine playbooks based on lessons learned and feedback from incidents
  • Participate in threat modelling activities using frameworks such as MITRE ATT&CK and STRIDE
  • Assist in translating threat models and attack techniques into SIEM detection use cases
  • Assist in building SOC dashboards and reports covering alert trends, incidents, and security posture
  • Maintain documentation for SIEM configurations, detection logic, runbooks, and playbooks
  • Support preparation of operational and monthly service reports as required
  • Collaborate with SOC analysts, engineers, IT, and cloud teams to support secure configurations and logging coverage

Requirements:

  • Hands on experience with SIEM platforms
  • Understanding of log formats, parsing, and data normalisation
  • Working knowledge of SIEM query languages such as SPL, KQL, or AQL
  • Basic scripting ability (Python and/or PowerShell) for automation and enrichment
  • Understanding of network traffic flows and the ability to recognise normal vs suspicious activity
  • Familiarity with vulnerability scanning and vulnerability management concepts
  • Foundational experience with SIEM technologies (e.g. Splunk/QRadar)
  • Understanding of log data, alert workflows, and basic threat detection concepts
  • Awareness of common attack techniques and defensive frameworks (e.g. MITRE ATT&CK)
  • Basic scripting or automation experience (Python, PowerShell – desirable)
  • Good analytical skills and attention to detail
  • Clear written and verbal communication skills
  • Ability to follow defined processes and work effectively with minimal supervision
  • Strong analytical and problem solving skills
  • Clear verbal and written communication in English
  • Ability to work effectively as part of a SOC team with minimal supervision
  • Willingness to participate in an on call rota as part of 24/7 SOC operations
  • Experience in IT security, ideally within a SOC or NOC environment
  • Experience with ITSM tooling
  • Exposure to cloud platforms such as Microsoft Azure and/or AWS
  • Proficiency with Microsoft Office tools, particularly Excel and Word
  • Relevant certifications desirable (e.g. SC 200, Splunk Certified Power User/Admin, GIAC, CISSP, QRadar, Chronicle)
  • Must be eligible for or already hold UK SC Clearance
  • Willingness to participate in shift patterns and or on call rotas where required
  • Ability to work in a secure environment and meet applicable clearance requirements

Nice to have:

  • Basic scripting or automation experience (Python, PowerShell – desirable)
  • Relevant certifications desirable (e.g. SC 200, Splunk Certified Power User/Admin, GIAC, CISSP, QRadar, Chronicle)
What we offer:
  • A range of tailored benefits that support your physical, emotional, and financial wellbeing
  • Continuous growth and development opportunities
  • Flexible work options

Additional Information:

Job Posted:
May 05, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
NTT DATA - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Junior SOC Engineer

ASIC RTL Design Engineer

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Manufacturing/IO Debug Engineer

We do exciting product development for leading-edge technology that will power t...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Knowledge or working experience on GPU architecture, X86 architecture, SoC design and power management features
  • Experience with SOC (System-On-Chip), Firmware and Software interaction
  • Software programming and scripting proficiency (Java, Shell script, Perl, Ruby, Python)
  • Proficiency in Windows, and Linux operating systems
  • Strong and effective presentation, written and verbal communication skills, and the ability to work with geographically distributed product engineering teams
  • Excellent interpersonal, organizational, and analytical skills
  • 8 years or more industry experience
  • BS/MS Electrical Engineering, Computer Engineering, or comparable disciplines
Job Responsibility
Job Responsibility
  • Accountable to drive and develop SLT Test Program infrastructure to meet business milestone, cost and quality in system level
  • Solves complex, novel, and non-recurring problems
  • initiates significant changes to existing processes/methods and leads development and implementation
  • Conduct engineering evaluations and analysis to drive closure of production issues
  • Develop and architect SLT logging or data collection flow in manufacturing
  • Influences technical decisions that have a significant impact on final product
  • Involves collaboration on or assuming the consultative or leadership responsibilities for a specific project or for product development initiatives
  • May provide technical supervision or mentoring junior engineers
  • Upscale overall team capabilities on low level system debug for AMD data center product families
Read More
Arrow Right

Technologist, ASIC Development Engineering (RTL Design and SOC)

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Power Methodology Engineer, Data Center Hardware IPs

A senior power lead for power architecture solutions, specializing in areas like...
Location
Location
United States , Santa Clara
Salary
Salary:
191040.00 - 286560.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Extensive industry experience, with a specialization in low-power-processor architectures or power management
  • Expertise in ASIC/SoC power analysis and optimization techniques
  • Working experience in dynamic and leakage power estimation, analysis, and reduction at various levels (architecture, RTL, circuit design)
  • AI/ML Concepts: Familiarity with machine learning algorithms and their application to power simulation/optimization, as well as an understanding of NPU function and AI workload characteristics
  • Proficiency in hardware description languages like Verilog or VHDL, and scripting
  • Strong analytical skills and experience with power analysis tools (e.g., PowerArtist, PTPX)
  • Expertise in hardware description languages (Verilog, VHDL), scripting (Python), and simulation/analysis tools
  • Strong analytical and problem-solving skills to tackle complex, multidisciplinary power and performance challenges
  • Several years of experience in dynamic and leakage power estimation, analysis, and reduction at various levels (architecture, RTL, circuit design)
  • Strong scripting and automation skills, preferably in Python
Job Responsibility
Job Responsibility
  • Focuses on optimizing the energy efficiency and power delivery of high-performance computing hardware used in large-scale AI and machine learning applications
  • Driving power methodology for AI-specific hardware components (like tensor cores and matrix multiplication engines) and using simulation tools (e.g., PowerArtist, PTPX) to estimate and optimize power consumption
  • Workload Optimization: Analyze the power and performance characteristics of AI, Graphics, Battery life WLs, especially specific WLs for NPUs, GPUs, and CPUs
  • Performance/Watt Optimization: Focus on maximizing performance while staying within strict power and thermal limits, which is critical for both data center and gaming applications
  • Power Optimization: Estimate and analyze power consumption at various stages of chip design (architecture, RTL, physical design)
  • Analysis and modeling: Creating power models and scripts for performance/power trade-offs
  • Methodology Development: Researching, developing, and deploying methodologies and automated flows (using scripting languages like Python or Perl) to enhance power analysis efficiency
  • Collaboration: Working with other teams, including RTL, Architecture, Physical Design, Emulation, software, Firmware to ensure power requirements are met across the hardware-software stack
  • Leadership: Mentoring junior team members and providing technical leadership on complex projects
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering (RTL Design and SoC architecture, Lint)

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Technical Engineering Lead

This role leads the Security Engineering team within ANS’s Security Operations C...
Location
Location
Salary
Salary:
Not provided
ans.co.uk Logo
ANS Group
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience managing or leading a technical security engineering team within an MSP, MSSP or SOC environment
  • Proven experience with Microsoft Security Suite (Sentinel, Defender XDR, Defender for Cloud) and Sentinel setup/integration
  • Strong technical expertise with Microsoft Azure (Azure AD, Lighthouse, and security architecture)
  • Proven experience configuring connectors, setting up data ingestion, and tuning detection rules
  • Experience with Google Chronicle SOAR or other SOAR/SIEM platforms
  • Comfortable writing or modifying KQL queries, understanding detection logic, and debugging enrichment issues
  • Excellent communication and interpersonal skills, able to translate technical activity into customer-facing updates
  • High emotional intelligence able to support and guide a stretched team, while holding standards and focus
  • Ability to set priorities, manage competing demands and keep work structured in fast-paced environments
  • Prior exposure to cost control in log ingestion or cloud service consumption
Job Responsibility
Job Responsibility
  • Lead and schedule the SOC Engineering team to ensure clarity, consistency and manageable workloads across onboarding and live services
  • Own the delivery of engineering activity during customer onboarding and transition, including Sentinel connector setup, Microsoft Defender integration, rule tuning, and SOAR playbook deployment
  • Ensure structured service handover to SOC Analysts post-onboarding, with clear technical documentation and expectations
  • Act as escalation point for complex engineering-led issues in live environments, maintaining SLAs and platform health
  • Drive continual improvement in detection logic, rule effectiveness, enrichment, automation and engineering playbooks
  • Provide technical leadership in core tooling: Microsoft Sentinel, Defender for Endpoint, Defender for Cloud, Entra ID and integration platforms. Google Chronicle SOAR (technical ownership sits with SecDevOps Lead)
  • Champion best practices in customer environment configuration, data ingestion, and engineering change control
  • Bring structure to engineering reporting and team outputs, with clarity on ownership, outcomes, and next steps
  • Support the development of junior engineers, setting standards for communication, time management and delivery focus
What we offer
What we offer
  • 25 days’ holiday, plus you can buy up to 5 more days
  • Birthday off
  • Extra celebration day
  • 5 days’ additional holiday in the year you get married
  • 5 volunteer days
  • Private health insurance
  • Pension contribution match and 4 x life assurance
  • Flexible working and work from anywhere for up to 30 days per year (some exceptions)
  • Maternity: 16 weeks’ full pay, Paternity: 3 weeks’ full pay, Adoption: 16 weeks’ full pay
  • Company social events
  • Fulltime
Read More
Arrow Right

Technical Engineer Lead

This role leads the Security Engineering team within ANS’s Security Operations C...
Location
Location
Salary
Salary:
Not provided
ans.co.uk Logo
ANS Group
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience managing or leading a technical security engineering team within an MSP, MSSP or SOC environment
  • Proven experience with Microsoft Security Suite (Sentinel, Defender XDR, Defender for Cloud) and Sentinel setup/integration
  • Strong technical expertise with Microsoft Azure (Azure AD, Lighthouse, and security architecture)
  • Proven experience configuring connectors, setting up data ingestion, and tuning detection rules
  • Experience with Google Chronicle SOAR or other SOAR/SIEM platforms
  • Comfortable writing or modifying KQL queries, understanding detection logic, and debugging enrichment issues
  • Excellent communication and interpersonal skills, able to translate technical activity into customer-facing updates
  • High emotional intelligence able to support and guide a stretched team, while holding standards and focus
  • Ability to set priorities, manage competing demands and keep work structured in fast-paced environments
  • Prior exposure to cost control in log ingestion or cloud service consumption
Job Responsibility
Job Responsibility
  • Lead and schedule the SOC Engineering team to ensure clarity, consistency and manageable workloads across onboarding and live services
  • Own the delivery of engineering activity during customer onboarding and transition, including Sentinel connector setup, Microsoft Defender integration, rule tuning, and SOAR playbook deployment
  • Ensure structured service handover to SOC Analysts post-onboarding, with clear technical documentation and expectations
  • Act as escalation point for complex engineering-led issues in live environments, maintaining SLAs and platform health
  • Drive continual improvement in detection logic, rule effectiveness, enrichment, automation and engineering playbooks
  • Provide technical leadership in core tooling: Microsoft Sentinel, Defender for Endpoint, Defender for Cloud, Entra ID and integration platforms. Google Chronicle SOAR (technical ownership sits with SecDevOps Lead)
  • Champion best practices in customer environment configuration, data ingestion, and engineering change control
  • Bring structure to engineering reporting and team outputs, with clarity on ownership, outcomes, and next steps
  • Support the development of junior engineers, setting standards for communication, time management and delivery focus
What we offer
What we offer
  • 25 days’ holiday, plus you can buy up to 5 more days
  • Birthday off
  • An extra celebration day
  • 5 days’ additional holiday in the year you get married
  • 5 volunteer days
  • Private health insurance
  • Pension contribution match and 4 x life assurance
  • Flexible working and work from anywhere for up to 30 days per year (some exceptions)
  • Maternity: 16 weeks’ full pay, Paternity: 3 weeks’ full pay, Adoption: 16 weeks’ full pay
  • Company social events
Read More
Arrow Right

Staff Product Development Engineer - ATE Test Solutions

We are the high-end test engineering team providing test solutions for Data Cent...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient understanding of DFT(Design-For-Test) architecture for SOC (System-On-Chip) product
  • Strong test development, Silicon characterization/debug working experience with various industry standard ATE test platforms
  • Data analysis
  • Knowledge or hands-on working experience
  • Good understanding of power and performance characterization on ATE
  • ATE Test handling/execution and development experience - Advantest V93K experience preferred (Advantest SMT8 experience is a plus)
  • Software programming and scripting proficiency (C++, Java, Groovy, Perl, Ruby, Python)
  • Proficiency in Windows and Linux operating systems
  • Experience with HVM (High Volume Manufacturing) is a strong plus
  • Strong and effective presentation, written and verbal communication skills
Job Responsibility
Job Responsibility
  • Accountable to drive test solution/coverage development, optimization to meet business milestone, cost and quality
  • Test patterns & test flows/method development, debug, test and characterization
  • Pre-Silicon engagement with Design, test solution/methodology scoping, planning & validation
  • Post Silicon Bring up of test patterns leading to optimization for mass production enablement
  • Characterization execution/analysis and debug of new silicon designs and process technologies
  • Optimization of test coverage and flows for increased quality, yield, cost improvement, and test time reduction
  • Conduct engineering evaluations and analysis to drive closure of production issues
  • Solves complex, novel, and non-recurring problems
  • initiate significant changes to existing processes/methods and leads development and implementation
  • Influences technical decisions that have a significant impact on final product
Read More
Arrow Right