CrawlJobs Logo

Interconnect System Architect

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Mountain View

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

163000.00 - 296400.00 USD / Year

Job Description:

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Cloud Hardware Systems Engineering (CHSE) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for an Interconnect System Architect to join the System Design team. The Interconnect System Architect drives co-design efforts between silicon and system teams, integrating cutting-edge interconnect technologies. This role is pivotal for next-generation high-speed connectivity solutions across Microsoft hardware platforms. The ideal candidate will have demonstrated significant experience in high speed system design with advanced interconnectivity technologies. Our team is at the forefront of technology and system design, leading the way for the next generation of platforms. Our mission is to architect the most performant, secure, reliable, and cost-effective solutions that are deployed at hyperscale to power Azure. The architect filling this role will be the subject matter expert to address the interconnectivity challenge in the silicon package, in the module, in the tray, in the rack and in the cluster. The architect will collaborate with the Planning and Sourcing teams and with Mechanical and Thermal Architects on requirements capture, technology insertion, concept proposals, cost/performance tradeoffs, prototype engineering, and architectural documentation for design/planning reviews. Once a program is approved from a conceptual level, the Architect will partner with the development teams to ensure a smooth transition to full product development. This individual will also champion innovative technical principles, design strategy and forward-looking technologies related to industry trends, drive the codesign with the full hardware stack from silicon to node, rack and cluster. Helping articulate and define our next generation interconnectivity technology. Come join this exciting and growing team through our monumental evolution of cloud hardware at Azure and Microsoft!

Job Responsibility:

  • Lead silicon–system co‑design for high‑speed electrical and optical interconnects (die‑to‑die, package, board, cable/backplane), ensuring coherent requirements flow between SoC/ASIC, packaging, module, and system architectures.
  • Drive the interconnect technology roadmap, define inflection points, readiness criteria, and insertion plans across near‑, mid‑, and long‑term horizons
  • drive make/buy/partner decisions with clear TCO, risk, and schedule tradeoffs.
  • Drive end‑to‑end SI/PI performance, spanning package→module→tray→rack→cluster to deliver scalable bandwidth density, latency, power, and reliability targets. Work with SI team to establish channel budgets
  • guide stack‑ups, materials, connector/cable selections
  • standardize modeling, simulation, and validation methodologies for BER/jitter, crosstalk, S‑parameters, and compliance.
  • Represent Microsoft at industry conferences/consortia and in standards efforts (OIF, IEEE, OCP, OFC, etc.), publish/present to advance ecosystem alignment.
  • Influence roadmaps with PHY, connector, substrate, PCB, cable, and optical vendors
  • evaluate emerging technologies
  • incubate POCs that de‑risk insertion into program plans.

Requirements:

  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 9+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 11+ years technical engineering experience
  • OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Nice to have:

  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • 15+ years in interconnect/system architecture, SI/PI, and high‑speed link design for large‑scale systems (servers, accelerators, networking, or comparable).
  • Proven silicon–package–board co‑design experience: channel definition, PHY requirements, equalization/FFE/DFE tradeoffs, retimer/redriver choices, and end‑to‑end closure.
  • Hands‑on modeling & simulation (e.g., IBIS‑AMI/Statistical/Time‑Domain, S‑parameter manipulation, eye/jitter analysis) and relevant EDA/EM tools (e.g., HFSS, Clarity/Siemens/Ansys, ADS, Sigrity, HSPICE/PrimeSim, MATLAB/Python).
  • Demonstrated cross‑functional leadership and communication skills—able to drive architecture decisions and tradeoffs with senior technical leaders.
  • Proven analytical and problem-solving skills with a focus on performance optimization.
  • Proven intellectual curiosity and a passion for challenging the status quo and driving disruptive innovation
  • PhD in EE/CE/Physics (or equivalent).
  • Expertise with PCIe Gen6/Gen7 (PAM4), Ethernet 112G/224G PAM4, UCIe/XSR/USR links, retimer/redriver, CPC and CPO considerations.
  • Experience with advanced packaging (2.5D/3D, HBM, organic/ABF, glass/interposers), substrate design rules, and warpage/thermo‑mechanical interactions.
  • System‑level architecture across node/rack/cluster, including thermal‑mechanical constraints, serviceability, and manufacturability at cloud scale.
  • Track record of public technical contributions (e.g., DesignCon/Hot Interconnects/OFCS papers, standards proposals), patents, or open‑source/consortia leadership.
  • Deep insight in global supply chain dynamics and technology trends

Additional Information:

Job Posted:
January 30, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Interconnect System Architect

System Architect - BSP

Wind River is seeking an experienced developer to join the Helix Virtualization ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
aptiv.com Logo
Aptiv plc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech in Computer Science, Electrical/Computer Engineering, or equivalent
  • 14+ years experience in embedded software development, including BSP, HAL, bootloader, and device driver architecture
  • Strong knowledge of: Armv7/Armv8-A, Intel x86/64, or PowerPC architecture
  • MMU, cache, interrupt handling, SMP/AMP, timers, DMA, secure boot
  • Hardware virtualization mechanisms (Arm VE, VT-x, IOMMU, SMMU)
  • Proven experience with RTOS or hypervisor-based systems (VxWorks, QNX, HVP, Linux, FreeRTOS)
  • Strong proficiency in C and low-level debugging using JTAG, Lauterbach, and hardware probes
Job Responsibility
Job Responsibility
  • Define the architecture, design patterns, and standards for BSPs, HAL, bootloaders, and low‑level drivers for VxWorks and HVP
  • Create scalable, reusable BSP frameworks supporting heterogeneous SoCs and multi-core architectures
  • Guide the integration of virtualization technologies, partitioning, and safety‑critical design into BSP components
  • Lead system-level bring-up on Arm/Intel/PowerPC SoCs including MMU, cache, virtualization extensions, interrupt controllers, timers, security engines, and SoC interconnects
  • Architect and review drivers for high-speed peripherals: PCIe, Ethernet, USB, GPIO, DMA, UART, storage (eMMC/SD), and other SoC IPs
  • Ensure BSP designs meet performance, determinism, and safety (DO‑178C, IEC 61508, ISO 26262) requirements
  • Work with product management and system architects to define roadmaps and translate customer needs into deliverable architectures
  • Guide global engineering teams in implementation, reviews, optimization, and debugging
  • Support customer engagements as a technical authority for complex architectural decisions
  • Drive improvements in BSP development processes, coding guidelines (MISRA/CERT), certification readiness, and CI/CD pipeline adoption
  • Fulltime
Read More
Arrow Right

Principal AI System Architect

A System Architect focusing on advanced memory technology and AI Inference solut...
Location
Location
United States , Milpitas
Salary
Salary:
194425.00 - 275414.00 USD / Year
sandisk.com Logo
Sandisk
Expiration Date
May 11, 2026
Flip Icon
Requirements
Requirements
  • Master's or Ph.D. in Electrical Engineering, Computer Engineering, or Computer Science
  • 10+ years in System Architecture, SoC Design, and memory system development
  • Deep knowledge of various memory technologies including DRAM, DDR, HBM, LPDDR, GDDR, NAND
  • An good understanding of AI accelerators, GPU, and Neural Processing Engines
  • Proficiency in C/C++, Python, RTL design, and system-level modeling
  • Strong working knowledge of various interconnect technologies including PCIe, CXL, NoCs, ethernet, RDMA
  • Excellent communication skills, demonstrated ability to influence key stakeholders, and mentorship capabilities.
Job Responsibility
Job Responsibility
  • Architecture Design and Specifications: focus on system level architecture that is co-optimized with Software
  • Performance and Power Optimization: Developing system level performance and power models with the ability to assist in making customer specific trade-offs
  • Workload Analysis: Mapping AI/ML models to hardware requirements
  • Hardware/Software Co-design: Collaborate with software and hardware teams to ensure seamless integration of memory subsystems, cache hierarchies, and system interconnects
  • Advanced Memory solutions: Explore novel technologies and architectures such as in-memory and near-memory computing, and innovative packaging solutions
  • Technical leadership: Able to guide design teams, produce technical documentation, IP designs, and clearly articulate and drive key concepts to a broad technical audience.
What we offer
What we offer
  • Short-Term Incentive (STI) Plan
  • Long-Term Incentive (LTI) program (restricted stock units (RSUs) or cash equivalents)
  • RSU awards for eligible new hires
  • paid vacation time
  • paid sick leave
  • medical/dental/vision insurance
  • life, accident and disability insurance
  • tax-advantaged flexible spending and health savings accounts
  • employee assistance program
  • other voluntary benefit programs such as supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity
  • Fulltime
Read More
Arrow Right

Platform Architect

As a Platform Architect, you will lead the definition and realization of our AI ...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of experience in system or server hardware architecture, ideally in HPC, AI infrastructure, or hyperscale data centers
  • Deep understanding of PCIe protocols and topologies, including bifurcation, retimer tuning, switch fabrics, and accelerator communication
  • Experience with rack-level and multi-rack system design, including shared power and networking infrastructure
  • Strong expertise in BMC systems, control buses, telemetry integration, and orchestration tooling
  • Familiarity with modern high-speed networking technologies: 400G Ethernet, InfiniBand, CXL fabrics, and NIC-switch integration
  • Proven background in power architecture for dense compute systems, including power budgeting, sequencing logic, and VRM optimization
  • Rack-level management infrastructure design experience, including CDU layout, telemetry aggregation, and rack controller implementation
  • Proven track record of building infrastructure for at-scale deployment, such as automated diagnostics, health monitoring, and fleet orchestration frameworks
  • Understanding of thermal design principles such as airflow, heatsink selection, and liquid cooling systems
  • A systems-level perspective with the ability to design scalable, maintainable, and high-performance platforms
Job Responsibility
Job Responsibility
  • Architect the end-to-end hardware system stack, including server-level components, rack-scale systems, and multi-rack POD designs optimized for AI and high-performance workloads
  • Design and implement advanced PCIe Gen5/Gen6 topologies: root complex architecture, retimer placement, switch hierarchy, and accelerator fan-out strategies
  • Define scalable BMC architecture and platform management features across fleet deployments, including telemetry pipelines, orchestration hooks, and API integrations (e.g., Redfish, IPMI)
  • Specify and lead the implementation of chip-to-chip interconnects such as NVLink, UCIe, and other emerging high-bandwidth, low-latency fabrics
  • Develop integration strategies for power distribution, control planes, cooling systems (air and liquid), and shared interconnect fabrics at the rack level
  • Own the networking architecture across servers and racks, including 400G/800G Ethernet, leaf-spine switching, NIC-to-ToR planning, and cross-rack topology
  • Specify power delivery systems for high-density, multi-kilowatt platforms: VRM selection, power trees, sequencing, and protection logic
  • Guide system design decisions with awareness of mechanical and thermal constraints to ensure performance, manufacturability, and serviceability
  • Contribute to rack-level management infrastructure: CDU planning, telemetry aggregation, rack controller architecture, and out-of-band control
  • Support bring-up and validation teams in debugging complex issues at the system, rack, and POD levels
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Lead Networking Architect

Lead Networking Architect to drive the architecture of a new AI SuperNIC and sca...
Location
Location
Multiple
Salary
Salary:
Not provided
onhires.com Logo
OnHires
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years in networking, system architecture, NIC/DPU/SoC development, or HPC networking
  • Strong expertise in RDMA, RoCEv2, NVMe-oF, and high-performance networking
  • Deep understanding of networking protocols, scale-out architectures, and low-latency design
  • Experience working across hardware + firmware + driver/software
  • Ability to lead architectural definitions, system modeling, and performance analysis
  • Experience in NIC, SmartNIC, DPU, networking silicon, or data-center interconnects is required
Job Responsibility
Job Responsibility
  • Architect the scale-out communication layer of the AI SuperNIC
  • Define system-level networking requirements for hardware, firmware, and software
  • Lead performance modeling, simulations, benchmarking, and optimization
  • Evaluate and integrate advanced standards: RoCEv2, RDMA, UEC, UALink, NVLink, NVMe-oF
  • Collaborate with internal R&D teams and external partners/customers
  • Drive innovation in data-center interconnects and AI networking solutions
  • Fulltime
Read More
Arrow Right

Hpc/ai Technical Consultant

Provide technology consulting to external customers and internal project teams, ...
Location
Location
South Korea , Seoul
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of professional experience
  • Bachelor of Arts/Science or equivalent degree in computer science or related area of study
  • mastery of at least one technical discipline with strong knowledge in at least three major technology areas
  • ability to perform/drive resolution of problems on combinations and interactions of products
  • ability to communicate and present complex issues with assurance and confidence
  • advanced level of business, technical, or functional knowledge
  • ability to work in a team and produce documentation
  • proficiency in translating technical and verbal requirements into proposals and designs
  • ability to advise on engagement risks
  • preferred knowledge of HPC/AI components such as clustering tools, GPU compute nodes, liquid cooling systems, parallel storage, interconnect networks, and performance checking.
Job Responsibility
Job Responsibility
  • Implement part or all of the technical solution to the client
  • provide technical design for enterprise solutions
  • lead small to medium technical projects
  • liaise with Solutions Architect
  • provide technical support to defined segments
  • advise on solution and integration opportunities
  • provide technical leadership on specific integration activities
  • support the planning and design of solution architectures
  • document and share project learnings
  • produce customer documentation
What we offer
What we offer
  • Comprehensive suite of benefits supporting physical, financial, and emotional wellbeing
  • career development programs
  • inclusive work environment
  • flexibility to manage work and personal needs.
  • Fulltime
Read More
Arrow Right

Web Development Manager

The Central Web Development Team is responsible for building and publishing web ...
Location
Location
United States , Menlo Park
Salary
Salary:
160000.00 - 223000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience in technical website management including a proven track record of leading complex, high-impact web initiatives on global marketing or eCommerce websites
  • Demonstrated experience defining technical strategy and architectural direction for web development teams, including establishing standards and best practices adopted across an organization
  • Long-standing expertise in the technical aspects of running large-scale websites, including HTML/CSS/JavaScript, server-side languages (such as Node.js, Python, PHP, Java, or Ruby), analytics, user experience (UX), Search Engine Optimization, domain management, Content Management Systems, platform tools, localization, documentation, and budgeting
  • Proven experience using AI tools (e.g., Copilot, Claude, Cursor) to code and ship production-level website code on a global website
  • Experience leading cross-functional technical initiatives with leadership and stakeholders across product, marketing, design, and engineering — including navigating ambiguity, driving alignment, and influencing strategy
  • Experience scoping, planning, and delivering complex web development projects involving multi-market internationalization, CMS migrations, or platform-level changes
  • Experience troubleshooting and resolving complex, systemic technical issues across interconnected web systems and platforms
Job Responsibility
Job Responsibility
  • Define and drive the technical strategy for web development across Meta's marketing websites, establishing standards, best practices, and architectural patterns that scale across the team and organization
  • Lead the end-to-end web development lifecycle for the most complex, high-visibility initiatives — from early strategic scoping through launch and post-launch optimization — navigating ambiguity and competing priorities across stakeholders and leadership
  • Serve as a strategic partner to product, marketing, and engineering leadership — translating business objectives into scalable web development roadmaps, proactively identifying risks and opportunities, and influencing go-to-market decisions with technical insight
  • Drive cross-functional alignment on technical trade-offs, resourcing, and prioritization at the portfolio level, balancing short-term delivery with long-term platform health, performance, and architectural direction
  • Lead the adoption and integration of AI-powered development tools across the team, establishing workflows and best practices that measurably accelerate delivery velocity, improve code quality, and enable new platform capabilities
  • Architect solutions for the most complex web development challenges — including multi-market internationalization, SEO, CMS platform migrations, performance optimization, and cross-platform consistency — setting the technical direction others follow
  • Scope and direct large-scale web development efforts with clear technical guidance, provide code review, and troubleshoot complex systemic issues to ensure successful delivery
  • Establish and evolve quality assurance standards, testing frameworks, and launch readiness processes that scale across the team and reduce post-launch incidents
  • Execute hands-on web development on the most complex or time-sensitive builds, using AI tooling to ship high-quality work at velocity and model best practices for the broader team
  • Mentor and elevate peers and team members through technical leadership, knowledge sharing, and establishing development patterns that raise the overall technical capability of the organization
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Senior Principal HPC/AI Architect

As a Senior Principal HPC/AI Architect at NTT DATA, you will lead the design of ...
Location
Location
Spain , Madrid
Salary
Salary:
Not provided
nttdata.com Logo
NTT DATA
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years in HPC/AI infrastructure design
  • 5+ years working with GPU-accelerated systems
  • Proven experience with large-scale GPU deployments (1000+ GPUs)
  • Successful track record in technical bid support and customer engagement
  • Technical Competencies: GPU Architectures: NVIDIA (H100, H200, B100, B200), AMD (MI300X), Intel (Gaudi2/3)
  • Interconnects: InfiniBand (HDR/NDR/XDR), NVLink, RoCE, Infinity Fabric
  • Storage Systems: Lustre, GPFS, BeeGFS, NVMe-oF, S3-compatible object storage
  • Container Platforms: Kubernetes, Docker, Singularity/Apptainer
  • Performance Tools: NVIDIA Nsight, ROCm, Intel VTune
Job Responsibility
Job Responsibility
  • AI Factory Architecture & Design (35%): Design GPU cluster architectures for AI and HPC workloads
  • Define node configurations for diverse workload types
  • Specify and validate performance metrics
  • Architect multi-tier interconnect networks
  • Develop topology designs and calculate bandwidth/latency targets
  • Model performance for customer workloads
  • Pre-Sales Technical Leadership (30%): Lead technical discussions with customer architects
  • Conduct workload sizing and architectural presentations
  • Develop technical content for proposals
  • Analyze competitor solutions
What we offer
What we offer
  • Opportunity to work on cutting-edge AI infrastructure projects
  • Collaborative and innovative work environment
  • Access to advanced lab infrastructure and vendor technologies
  • Career development through technical leadership and innovation
  • Fulltime
Read More
Arrow Right

Senior Full Stack Engineer

Architect, build, and scale high‑performance, accessible web applications that d...
Location
Location
Salary
Salary:
Not provided
10up.com Logo
10up
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Think in systems and components, not just pages
  • Proactive problem-solver who thrives on digging into ambiguity
  • Strong point of view, held loosely
  • Comfortable with the full stack as a single, interconnected challenge
  • Natural collaborator and translator
  • 2 or more years of experience working in a consulting firm or agency environment
  • Hands-on experience with enterprise content management systems (CMS)
Job Responsibility
Job Responsibility
  • Architect and build dynamic, content-rich web experiences that turn marketing funnels into engaged communities
  • Own the end-to-end delivery of key product features, from concept to deployment and beyond
  • Elevate the team's velocity and craft by introducing and socializing tools and practices
  • Bridge the gap between ambitious creative vision and technical reality
What we offer
What we offer
  • Competitive salaries and benefits
  • Flexibility
  • Creativity
  • Cutting-edge technology
  • Fulltime
Read More
Arrow Right