CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Interconnect Firmware Engineer

United States, Austin Employment contract 121680.00 - 182520.00 USD / Year · Job Posted June 03, 2026
Apply Position
Job Link Share

Job Description

AMD Infinity Data Fabric (DF) is used across all our product segments including EPYC, Ryzen, Vega, Navi, and Semi-Custom products. We are looking for a qualified engineer with a strong desire to work on bringing the next-generation high-performance computing products to market and motivated in expanding their own horizons. In this role, the engineer will be an important part of a highly visible and motivated team responsible for Infinity Fabric IP firmware development and feature enablement across all AMD products. You will be enhancing associated tools and infrastructure for data extraction, processing, compiling, and decompiling. In addition, you will contribute towards debug and optimization of software to support silicon bring-up, validation, and debug. As a member of the team, you will also be responsible for contributing to coding, code reviews, creating unit tests, and authoring detailed documentation related to your work.

Job Responsibility

  • Responsible for firmware development and feature enablement in the Infinity Fabric interconnect across all AMD products, including design, documentation, unit testing and debug for pre and post silicon support
  • Enhancing python-based tools that process large amounts of complex data to produce hardware initialization binary
  • Develop tools and infrastructure that help in the collection of the initialization data in either python or C / C++
  • Work closely with architects and other IP leads to determine firmware scope and implementation details to meet firmware deliverables schedules and milestones
  • Perform unit and integration test, engage with various teams to provide debug support in the emulation, simulation, and post-silicon environment
  • Be an active participant in design and code reviews
  • Work with internal and external teams to ensure highest level of quality and satisfaction throughout firmware lifecycle

Requirements

  • Proven experience in firmware development cycle, integration, and good understanding of verification/validation for pre and post silicon for SoC designs
  • Expertise in low-level C programming, software optimization techniques and debugging for embedded systems
  • Strong in Python and Linux scripting applied to data parsing and processing
  • Strong background in computer architecture with familiarity in memory interleaving, system memory maps and NUMA domain concepts
  • Prior experience in board, processor/ASIC bring-up and testing platforms (Simulation and/or Emulation)
  • Experience in hardware/software interfaces and methodically debugging sophisticated issues at the IP, subsystem and/or system level using source code debuggers and other system debug tools
  • Experience with source control systems including Git/Gerrit
  • Excellent written, verbal communication and presentation skills
  • Must be well-organized, technically oriented, and a self-starter with a demonstrated ability to support multiple products, work collaboratively and coordinate activities with geographically distributed technical teams
  • BS or MS in Computer Science/Computer Engineering
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Interconnect Firmware Engineer

8 matching positions

Firmware Engineering Intern

As a Firmware Engineer Intern at Microsoft, you’ll work at the intersection of h...
Location
Location
United States , Redmond
Salary
Salary:
4550.00 - 9190.00 USD / Month
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently pursuing a Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • Must have at least one semester/quarter of school remaining following the completion of the internship
  • Experience in Software that works hand in hand with the HW it runs on – this can include Firmware showing understanding of embedded systems, 8-32 bit microprocessors, IO’s, I2C/SPI and other interconnected buses, OS drivers interacting either directly with HW and/or the through the operating system
  • Ability to read schematic and translate into code (i.e. IO/Pin assignments, etc.)
  • Ability to demonstrate how to use hardware level code debuggers and diagnostics tools.
Job Responsibility
Job Responsibility
  • Applies software engineering principles to solve complex problems on product HW and Operating systems
  • Quickly learns new engineering methods and incorporates them into his or her work processes
  • Seeks feedback and applies internal or industry best practices to improve his or her technical solutions
  • Demonstrates skill in time management and completing software projects in a cooperative team environment
  • Problem solve and debug for modern-day multiprocessor systems
  • Demonstrate an understanding of how to write/debug code.
  • Fulltime
Read More
Arrow Right

Software Engineer - Performance Tools

Join our team as a Software Engineer - Performance Tools and take the lead in il...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong proficiency in C++ or Rust
  • Proficiency in Python is a plus
  • Deep understanding of computer architecture (CPU, GPU, accelerators), memory hierarchies (caches, DRAM), and interconnects (especially PCIe)
  • Proven experience in low-level performance analysis, profiling, and bottleneck identification on complex hardware systems (GPUs, CPUs, FPGAs, or custom ASICs)
  • Experience with performance analysis tools (e.g., NVIDIA Nsight, AMD uProf, Intel VTune, perf, Tracy, ETW)
  • Experience working close to hardware, potentially reading performance counters or interacting directly with device drivers
Job Responsibility
Job Responsibility
  • Tool Architecture & Design: Lead the design and architecture of a comprehensive performance analysis suite, including data collection mechanisms, data processing pipelines, analysis engines, and user interfaces (CLI and/or GUI)
  • Low-Level Data Collection: Develop robust methods to capture performance data directly from our custom ML accelerator hardware (e.g., hardware performance counters, execution unit status, memory access patterns) via driver interfaces or other mechanisms
  • Host & System Tracing: Implement tracing for host-side API calls (runtime libraries, driver interactions) and system-level events (CPU activity, PCIe traffic, memory usage, network contention) related to Sohu workloads
  • Data Correlation & Synchronization: Design and implement techniques to accurately correlate performance events across the host CPU, device driver, PCIe bus, multiple accelerators, and multiple hosts, ensuring precise time synchronization
  • Performance Analysis Engine: Build analysis modules to automatically interpret collected trace and counter data, identifying key performance limiters (e.g., compute-bound, memory bandwidth-bound, latency-bound, PCIe-bound, specific hardware bottlenecks)
  • Visualization & Reporting: Develop intuitive visualizations (timelines, dependency graphs, resource utilization charts, statistical summaries) to clearly communicate performance characteristics and bottlenecks to users
  • Collaboration & Support: Work closely with hardware architects, firmware engineers, driver developers, compiler engineers, and ML application engineers to understand their needs, define tool requirements, and provide expert guidance on performance analysis and optimization using the tool
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Senior AI Network Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • 3+ years of experience in designing AI backend networks and integrating them into large-scale GPU systems
  • Proven expertise in system architecture across compute, networking, and accelerator domains
  • Deep understanding of RDMA protocols (RoCE, InfiniBand), congestion control (DCQCN), and Layer 2/3 routing
  • Experience with optical interconnects (e.g., PSM, WDM), link budget analysis, and transceiver integration
  • Familiarity with signal integrity modeling, link training, and physical layer optimization
Job Responsibility
Job Responsibility
  • Spearhead architectural definition and innovation for next-generation GPU and AI accelerator platforms, with a focus on ultra-high bandwidth, low-latency backend networks
  • Drive system-level integration across compute, storage, and interconnect domains to support scalable AI training workloads
  • Partner with silicon, firmware, and datacenter engineering teams to co-design infrastructure that meets performance, reliability, and deployment goals
  • Influence platform decisions across rack, chassis, and pod-level implementations
  • Cultivate deep technical relationships with silicon vendors, optics suppliers, and switch fabric providers to co-develop differentiated solutions
  • Represent Microsoft in joint architecture forums and technical workshops
  • Evaluate and articulate tradeoffs across electrical, mechanical, thermal, and signal integrity domains
  • Frame decisions in terms of TCO, performance, scalability, and deployment risk
  • Lead design reviews and contribute to PRDs and system specifications
  • Shape the direction of hyperscale AI infrastructure by engaging with standards bodies (e.g., IEEE 802.3), influencing component roadmaps, and driving adoption of novel interconnect protocols and topologies
  • Fulltime
Read More
Arrow Right

Principal AI Network Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 7+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • 5+ years of experience in designing AI backend networks and integrating them into large-scale GPU systems
  • Proven expertise in system architecture across compute, networking, and accelerator domains
  • Deep understanding of RDMA protocols (RoCE, InfiniBand), congestion control (DCQCN), and Layer 2/3 routing
  • Experience with optical interconnects (e.g., PSM, WDM), link budget analysis, and transceiver integration
  • Familiarity with signal integrity modeling, link training, and physical layer optimization
Job Responsibility
Job Responsibility
  • Spearhead architectural definition and innovation for next-generation GPU and AI accelerator platforms, with a focus on ultra-high bandwidth, low-latency backend networks
  • Drive system-level integration across compute, storage, and interconnect domains to support scalable AI training workloads
  • Partner with silicon, firmware, and datacenter engineering teams to co-design infrastructure that meets performance, reliability, and deployment goals
  • Influence platform decisions across rack, chassis, and pod-level implementations
  • Cultivate deep technical relationships with silicon vendors, optics suppliers, and switch fabric providers to co-develop differentiated solutions
  • Represent Microsoft in joint architecture forums and technical workshops
  • Evaluate and articulate tradeoffs across electrical, mechanical, thermal, and signal integrity domains
  • Frame decisions in terms of TCO, performance, scalability, and deployment risk
  • Lead design reviews and contribute to PRDs and system specifications
  • Shape the direction of hyperscale AI infrastructure by engaging with standards bodies (e.g., IEEE 802.3), influencing component roadmaps, and driving adoption of novel interconnect protocols and topologies
  • Fulltime
Read More
Arrow Right

Silicon Validation Firmware Engineer

Meta's Silicon Engineering team designs and delivers custom ASICs and SoCs that ...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience developing validation firmware or embedded software for custom ASICs in C/C++
  • 3+ years of experience with pre-silicon and post-silicon debug using tools such as Lauterbach, JTAG-based debuggers, or equivalent on physical silicon or FPGA platforms
  • Experience with EDA tools and scripting languages used to build tools and flows for complex emulation environments
  • Experience developing hardware abstraction layers, bootloaders, or low-level drivers for custom silicon platforms
Job Responsibility
Job Responsibility
  • Develop and maintain low-level validation firmware in C/C++ targeting custom ASICs across emulation, FPGA, and silicon platforms
  • Lead pre-silicon and post-silicon validation efforts by authoring and executing firmware-driven test plans covering CPU subsystems, memory controllers, cache hierarchies, and high-speed interfaces
  • Bring up and debug complex SoC interfaces including PCIe, DDR, USB, and proprietary interconnects on emulation platforms and physical silicon
  • Build and maintain firmware infrastructure including bootloaders, hardware abstraction layers, and register-level drivers to support validation and characterization workflows
  • Collaborate with RTL design, architecture, and physical design teams to identify and root-cause silicon bugs, correlating pre-silicon simulation results with post-silicon behavior
  • Define and drive firmware validation methodology improvements that reduce bring-up cycle time and improve coverage across silicon generations
  • Develop automated test to enable continuous validation across emulation, FPGA prototyping, and silicon bring-up environments
  • Partner with hardware and software teams to support hardware-software co-design decisions and ensure firmware readiness at each silicon milestone
  • Contribute to silicon readiness reviews by documenting validation coverage, known issues, and risk assessments for key subsystems
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Mechanical Engineer: Electronics Packaging and Sensor Integration

At Meta, we’re building the future of human connection and the technology that e...
Location
Location
United States , Redmond
Salary
Salary:
173000.00 - 245000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years experience in Mechanical Design Engineering and with experience consumer electronics
  • BS degree or equivalent experience in Mechanical Engineering or a related field
  • Experience designing complex electro-mechanical, tightly integrated, and consumer level solutions
  • Experience with SOLIDWORKS, Siemens NX or similar CAD tools
  • Experience with prototyping manufacturing processes and materials
  • Experience managing time-sensitive projects through to completion while balancing evolving priorities and a broad range of stakeholders
  • Experience in tolerance analysis, geometric dimensioning and tolerancing (GD&T)
  • Experience in Finite Element Analysis (FEA)
Job Responsibility
Job Responsibility
  • Design of humanoid robot components and systems that integrate sensors, electronics, and structure, and mechatronics
  • PCB and flex PCB mechanical definition, cooling, and integration. Responsibilities include interconnect solution considering DFMA, shock and vibration robustness, debugging, and serviceability
  • Supporting prototype fabrication and builds: Working with internal/external partners to support part fabrication and robot builds, fixtures and assembly tooling design, assembly procedures
  • Performance testing and failure analysis: Build subsystem test fixtures, design tests, create test plans, perform tests, measure and analyze data, and refine design assumptions
  • Work closely with industrial design on overall packaging form, keep-in/keep-out volumes
  • Collaboration: Work closely with a cross-functional team of engineers (EE, SW, Firmware) to deliver complete technical solutions
  • Sustaining engineering: Troubleshooting root-cause of mechanical failures, implementing improved designs, testing effectiveness of change
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

SoC Validation Architect

Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • 18+ years of experience in SoC or IP validation, silicon bring-up, or system validation, with increasing technical leadership responsibility
  • Strong understanding of SoC architectures, including CPU subsystems, interconnects, memory, and peripheral IPs
  • Proven experience influencing validation strategy during early architecture and specification phases
  • Hands-on expertise in debug, coverage analysis, complex issue triage, and root-cause isolation
  • Experience working across multiple projects and technology domains simultaneously
  • Excellent communication and collaboration skills, with the ability to work effectively with architects, designers, firmware engineers, and leadership teams
Job Responsibility
Job Responsibility
  • Partner with chief engineers, system architects, and product teams to understand customer requirements, use cases, and performance expectations
  • Assess project complexity, technical risks, and capability gaps early in the product lifecycle
  • Provide a validation perspective during specification and use-case definition to shape scope, feasibility, and testability
  • Influence product architecture by defining debug, observability, and validation hooks as the design matures
  • Develop the high-level SoC validation strategy in collaboration with domain experts, identifying coverage gaps, risk areas, and mitigation plans
  • Lead or actively contribute to test plan definition and reviews, with deeper involvement for new IP blocks, first-of-kind architectures, or new validation methodologies
  • Work with validation leads to ensure technical readiness, tooling, and skill development required for execution
  • Collaborate closely with cross-functional teams (firmware, board, platform, IP validation, emulation, and post-silicon teams) to enable effective SoC-level integration and validation
  • Provide hands-on technical guidance to validation teams during execution, particularly for complex or ambiguous technical issues
  • Drive root-cause analysis and resolution of high-severity, cross-domain validation challenges
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right