CrawlJobs Logo

IC Package design engineer

duo.com Logo

Duo Security

Location Icon

Location:
India , Bangalore

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

Join the Package Design Team at Cisco Silicon One in Armenia, a group leading the way in developing Cisco's groundbreaking silicon solutions for next-generation networking. As a collaborative team at the center of Cisco's silicon development, we design and optimize advanced package solutions for some of the industry’s most sophisticated ASICs. You’ll work directly with experts in layout, signal integrity, and power distribution, shaping innovative methodologies and driving the evolution of high-performance networking technologies.

Job Responsibility:

  • Lead package design tasks, planning and driving schedules from concept through implementation
  • Optimize package pinouts, stack-ups, power distribution, and high-speed routing, balancing performance and manufacturability
  • Collaborate with silicon floor planning, signal integrity (SI), and power integrity (PI) teams to ensure design quality and efficiency
  • Work closely with layout editors to deliver high-quality package designs aligned with interface requirements
  • Enhance design methodologies and partner with vendors to improve product quality and efficiency
  • Drive innovation in package solutions for Cisco’s next-generation ASICs

Requirements:

  • Over 3 years of experience in package layout design
  • Skilled in high-speed layout design, such as PCIe, DDR, and SerDes technologies
  • Proficient in using the Cadence APD layout tool

Nice to have:

Experience with multi-die package and interposer designs

Additional Information:

Job Posted:
February 19, 2026

Work Type:
Hybrid work
Icon
Duo Security - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon
PREMIUM
More languages and countries
+ Unlock 31694 hidden job offers
Languages
English Čeština Deutsch Ελληνικά Español Français +15
Countries
United States United Kingdom India Canada Australia +
See plans
Plans from $2.99 / month

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for IC Package design engineer

Analog/Mixed-Signal IC Design Director

SCALINX is seeking a highly influential Analog/Mixed-Signal IC design team leade...
Location
Location
France , Paris/Caen/Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven industrial experience in: Architecture/design & validation of high-speed Nyquist-Rate data converters IP blocks (time-interleaved pipeline/SAR ADC architecture & current-steering DAC architectures)
  • Architecture/design of calibration circuits enhancing data converters performance
  • Integration of high-speed data converters IP blocks in complex mostly digital SoC (with strong knowledge of mixed-signals verification strategies/tools, signal integrity/power integrity & crosstalk issues)
  • Strong understanding of clocking circuit concepts and design trade-off to implement high-performance, high-speed data converters
  • Expert in AMS design/layout methodology
  • Experience in supervising mixed-signals designers and able to dive into technical details (down to transistor level)
  • Work across teams: Strong ability to resolve complex cross-functional issues
  • Design experience in advanced CMOS process
  • Excellent verbal and written communication (English required)
  • 15+ years of experience in IC design and technical leadership
Job Responsibility
Job Responsibility
  • Manage a team of ~25 people including architects and AMS design/layout engineers in the field of deep sub-micron technology SoCs
  • Lead all aspects of design from concept to production, including architecture, specifications, transistor-level design, modelling, verification, layout, post-silicon validation support, productization support, etc.
  • Lead cross-functionally to ensure program cohesion with teams such as marketing, systems design, digital front-end/back-end teams, validation, productization, quality, applications, packaging, etc.
  • Ensure quality and reliability standards are met for volume production
  • Develop methodology and processes for “first time right” products
  • Participate in communication with high-profile customers
  • Actively participate in the technology roadmap definition
  • Report development progress to executive management
  • Fulltime
Read More
Arrow Right

Senior IC Packaging Engineer

The Senior IC Package Engineer will be responsible for providing expertise, insi...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status.
Job Responsibility
Job Responsibility
  • Work with product architects to determine the optimal packaging solution
  • Drive package technology solutions for chiplet architecture with advanced packaging.
  • Drive supplier assessments and manage suppliers through definition, development, qualification and production.
  • Develop and deliver FMEA (Failure Mode and Effects Analysis) for various technology options.
  • Define, design and develop test vehicles to validate Silicon, Package, System performance.
  • Support substrate design working with suppliers and internal teams
  • Assess and characterize the reliability of Integrated Circuits (IC) packages.
  • Design and develop package and assembly drawings to support the manufacturing.
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers.
  • Drives the execution of architecture solutions across product lines or multiple product groups and across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines.
  • Fulltime
Read More
Arrow Right

Substrate IC Package Layout Design Engineer

As a Substrate IC Package Layout Design Engineer you will be responsible for the...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • 10+ years of experience in IC substrate layout design for high-performance processors or accelerators
  • Extensive experience with large substrate packages (>50mm) and complex high-density layouts
  • Proven experience with high-power (700W+) package designs and robust power delivery networks
  • Expertise in high-speed signaling design (>50GHz) and mitigating signal integrity challenges (crosstalk, reflections, impedance mismatches)
  • Strong experience with CoWoS (Chip-on-Wafer-on-Substrate) interposer design and the impact of the substrate design to support CoWos
  • Advanced proficiency in Allegro Package Designer (including constraint management, routing, and design verification)
  • Deep understanding of SI/PI principles and how they apply to package-level design
  • Strong analytical skills and ability to work effectively in a fast-paced, cross-functional team environment
Job Responsibility
Job Responsibility
  • IC Substrate Layout Design: Lead the design and development of complex IC substrate layouts for high-power AI processors and accelerators
  • Design large (>50mm) and complex multi-layer substrate packages with high pin counts and dense routing requirements
  • Ensure robust power delivery designs capable of supporting >700W custom silicon solutions
  • High-Speed Signal Routing & Integrity: Develop high-speed signal routing solutions capable of supporting >50GHz signaling while minimizing signal integrity issues such as loss and crosstalk
  • Collaborate with SI/PI engineers to define signal integrity and power integrity requirements and implement solutions in substrate layout
  • Advanced Packaging & CoWoS Integration: Optimize CoWoS (Chip-on-Wafer-on-Substrate) interposer designs for thermal and electrical performance
  • Work closely with chip design, packaging, and manufacturing teams to ensure design feasibility and manufacturability
  • Design Validation & Verification: Perform DRC (Design Rule Check) and LVS (Layout vs. Schematic) verification for all substrate designs
  • Develop and maintain design documentation and guidelines for future substrate designs
  • Support design reviews and provide technical guidance to junior team members
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right
New

IC Package Design Technical Leader

The Common Hardware Group (CHG) creates innovative hardware platforms central to...
Location
Location
United States , San Jose
Salary
Salary:
210600.00 - 305100.00 USD / Year
Cisco
Expiration Date
July 06, 2026
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in electrical engineering or a related field with 12+ years of work experience or Master’s degree in Electrical Engineering or a related field with 8+ years of work experience
  • Experience in high-speed package design, including signal integrity considerations and power distribution networks (PDN)
  • Experience with industry-standard EDA tools for package layout and design
  • Experience with technical leadership in complex hardware or silicon development programs
Job Responsibility
Job Responsibility
  • Lead complex package design programs, planning and driving schedules from concept through implementation and tapeout
  • Optimize package pinouts, stack-ups, power distribution, and high-speed routing, balancing performance, manufacturability, and reliability
  • Collaborate with silicon floor planning, signal integrity (SI), and power integrity (PI) teams to ensure design quality and system-level alignment
  • Work closely with layout editors and implementation teams to deliver high-quality package layouts aligned with interface and manufacturing requirements
  • Serve as the technical and organizational leader of the San Jose package design team, providing direction, mentorship, and technical guidance to engineers
  • Develop and grow package design capability within the team, mentoring engineers and enabling them to take ownership of increasingly complex package programs
  • Coordinate resources across designers, layout editors, and contractors to support efficient project execution
  • Enhance package design methodologies and partner with vendors to improve product quality and efficiency
  • Drive innovation in package solutions for Cisco’s next-generation ASIC platforms
What we offer
What we offer
  • medical, dental and vision insurance
  • 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Fulltime
Read More
Arrow Right

Manager, Process Module Engineering (Packaging Engineering)

To lead Die Attach Process Module Engineering team for Process/Materials Develop...
Location
Location
Malaysia , Batu Kawan, Penang
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master Degree or PhD in Materials Engineering / Mechanical Engineering / Physics / Micro-electronics
  • Strong hands-on experience Packaging technology development experience and well-versed with structured R&D methodology
  • Strong experience in driving technology roadmap and technology innovation to achieve best-in-class advanced packaging technology solutions
  • Minimum 10 years of Semiconductor Packaging Process with in-depth knowledge on IC packaging processes, high-density / ultra-thin die stacking technology development hands-on & indepth exposure
  • Proven capabilities to navigate through highly dynamic and fast-paced project requirements and interdependencies
  • Ability to lead complex technical investigation and analysis with global cross-functional teams
  • Ability to work with internal development / HVM teams and suppliers on process qualification and co-development
Job Responsibility
Job Responsibility
  • To lead Die Attach Process Module Engineering team for Process/Materials Development, Qualification and Transfer to HVM
  • Responsible for Key technology development & tech-staging to drive and enable product, process and materials technology roadmap solutions for next generation memory storage packaging solutions
  • To lead or co-lead Development JET (Joint Engineering Team) with global cross-functional teams incl. process, materials, CPI, package design, thermal-mechanical simulation, quality and other related stakeholders
  • To build and nurture strong process development team related to high density ultra-thin die attach process, material and packaging architecture - emphasizing deep engineering fundamental, structured methodology and DOE planning / execution / analysis
  • To lead studies related to in-depth fundamental investigation/characterization in packaging development
  • Ensure strong materials to process/design compatibility to meet stringent quality and reliability requirements from customers and industry standards
  • To co-drive material technology roadmap definition and path finding/development programs with global cross-functional teams including product design, process engineering, lab characterization teams and test engineering in delivering Best-In-Class and Industry leading products
  • To lead and drive collaboration with strategic equipment & material suppliers, service providers, academia, industry consortium in collaboration projects or co-development activities
  • To drive breakthrough in product packaging materials and process
  • To support IR5.0 Digital Transformation for Packaging process e.g. Process Digital Twins, Advanced Process Control (APC), Fault Detection Control (FDC), fundamental lab characterization and design rules definition
  • Fulltime
Read More
Arrow Right

Senior Digital IC Design Engineer

SCALINX’s design team is seeking a dynamic and experienced digital designer who ...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • Very good understanding of the entire digital IC design flow from RTL to GDSII
  • Strong expertise in digital electronics and signal processing
  • Proven experience in digital IC projects and technical leadership roles
  • Strong experience with ARM or RISC-V based SoC platform design
  • Solid experience with high-speed serial interfaces (JESD204, Ethernet, PCIe…)
  • Expertise in digital hardware description languages (VHDL or Verilog) and SystemVerilog
  • Experience with Cadence, Synopsys or Siemens RTL design flow
  • Proven experience with GIT and Linux systems
  • Skilled in scripting languages (Python, TCL, Perl)
Job Responsibility
Job Responsibility
  • Design of complex RTL blocks based on micro-architecture specifications
  • Top level integration of various RTL blocks and complex IPs
  • Execute complete LINT/CDC/RDC checks
  • Write SDC constraints to run logical synthesis
  • Write detailed design documentation in accordance with company QA policy
  • Generates KPI and report progress to the Program Manager
  • Timely deliver state-of-the-art RTL package to Digital Verification, DFT and Back-End teams
  • Lead and support digital design work-packages from RTL to netlist
  • Animate design reviews
  • Participate with the other project technical leaders in the definition of the IC architecture specifications and verification methodology
Read More
Arrow Right

Principal Signal Integrity Engineer

We are seeking a seasoned Signal and Power Integrity Engineer with expertise or ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MS or PhD in Electrical Engineering
  • Excellent analytical and problem-solving skills along with attention to details
  • Need a self-starter, someone able to drive tasks independently and efficiently to completion
  • Strong/effective communication skills
  • Enthusiastic team-first mentality
  • Experience with PCB, Package and IC level power delivery networks
  • Experience in silicon packaging and PCB design for signal and power integrity
  • Experience with high-speed digital signaling interfaces such as PCIE, GDDR6, HDMI
  • Expertise in electrical modeling EDA and AMS tools such as ADS, HFSS, SIwave, HSPICE
  • Expertise in electromagnetic theory and circuit analysis
Job Responsibility
Job Responsibility
  • Responsible for Signal Integrity and Power Integrity simulations at feasibility, pre-layout, post-layout phases of AECG characterization board and demo board design. Establish design and layout guidelines
  • Responsible for coordinating with HW design team, layout team, NPI and manufacturing vendors to resolve SI/PI related issues
  • Responsible for end-to-end channel simulations for multi gigabit serial lines like 56Gbps, 112Gbps and beyond
  • Responsible for PI analysis simulations of HBM/ /DDR4/LPDDR4/DDR5/LPDDR5 and other memory buses
  • Responsible for characterizing the various interfaces in the product and verifying the simulations against measurements
  • Responsible for preparation of and implementing checklists for various stages of PCB development
  • Worked with architecture team, package design team and PCB design team for future PCB technology
  • Update the SIPI design and analysis flow and automate the process
Read More
Arrow Right

Senior Analog Design Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MTech/MS with 2+ years or BTech/BS with 4+ years of practical analog IC design experience in Electrical or Computer Engineering (or related field)
  • Proven expertise with FinFET technologies and CMOS tape-outs
  • Deep understanding of Multi-Gbps high-speed designs (PAM4, NRZ) and SERDES architectures
  • Extensive design experience with SERDES sub-circuits (e.g., TX, RX, adaptive equalizers, PLL, DLL, BGR, regulators, oscillators, ADC/DAC)
  • Skilled in analog/digital co-design, calibration, adaptation, and timing handoff for optimized circuit performance
  • Familiarity with ESD protection, custom digital design, and design for reliability (EM, IR, aging, self-heating)
  • Proficient with schematic entry, physical layout, design verification tools, and SPICE simulators
  • Experience with scripting languages (TCL, PERL, MATLAB) for post-processing simulation results
  • Understanding of system-level budgeting (jitter, amplitude, noise) and signal integrity (packaging, parasitics, crosstalk)
  • Excellent communication and documentation skills
Job Responsibility
Job Responsibility
  • Reviewing SerDes standards to develop novel transceiver architectures and detailed sub-block specifications
  • Investigating and architecting circuit solutions that address performance bottlenecks, enabling significant improvements in power, area, and speed
  • Collaborating with cross-functional analog and digital design teams to streamline design and verification processes for optimal efficiency and quality
  • Overseeing and guiding the physical layout to minimize parasitics, device stress, and process variations, ensuring robust silicon performance
  • Presenting and reviewing simulation data with internal teams and external stakeholders, including industry panels and customer reviews
  • Documenting design features, test plans, and results, and consulting on electrical characterization and post-silicon analysis for product enhancements
  • Analyzing customer silicon data to identify design improvement opportunities and proposing solutions for post-silicon updates
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right