CrawlJobs Logo

Hardware Engineering Manager - Semiconductor Test Platform

United States, Agoura Hills 201000.00 - 321600.00 USD / Year · Job Posted January 26, 2026
Apply Position
Job Link Share

Job Description

We are seeking a strategic and technically adept senior leader to drive the execution of semiconductor test platform programs. This role requires deep experience in test cell architecture, cross-functional team leadership, and a strong understanding of both wafer-level and packaged device testing. The ideal candidate will have a proven track record of delivering integrated test solutions that span mechanical, electrical, software, firmware, and signal delivery domains.

Job Responsibility

  • Lead the full lifecycle of semiconductor test platform projects—from concept through deployment
  • Manage and align cross-functional engineering teams
  • Oversee semiconductor test cell integration, including handler interfaces, thermal control systems, and automation workflows
  • Drive platform development for wafer-level and packaged device testing
  • Collaborate with probe card designers and probing technology experts
  • Partner with internal stakeholders and customers to define requirements
  • Develop and manage detailed project plans, track milestones, and mitigate risks
  • Build and mentor a high-performing team of program managers and technical leads
  • Provide regular updates to senior leadership on program status, risks, and strategic decisions

Requirements

  • Bachelor’s or Master’s degree in Electrical, Mechanical, or Computer Engineering
  • 10+ years of experience in semiconductor test systems
  • 5+ years in a leadership role
  • Proven success in leading multidisciplinary engineering teams and delivering complex test platforms
  • Deep understanding of ATE systems, test methodologies, and semiconductor manufacturing processes
  • Strong organizational, communication, and strategic planning skills

Nice to have

  • Semiconductor test cell architecture and integration
  • Wafer-level and packaged device testing, including probe card and socket technologies
  • Probe solutions for advanced nodes and high-density interconnects
  • High-speed signal integrity and test interface design
  • Collaboration with global teams and external suppliers
  • Familiarity with compliance, reliability, and environmental testing standards

What we offer

  • Discretionary bonus(es) based on financial performance
  • Medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Hardware Engineering Manager - Semiconductor Test Platform

8 matching positions

Software Engineering Manager

We are seeking an experienced Analog Software Engineering Manager to lead a soft...
Location
Location
United States , San Jose
Salary
Salary:
182300.00 - 291700.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Electrical Engineering, Computer Science, or a related field
  • 5+ years of experience in semiconductor test, ATE, or DC-focused hardware-adjacent software development
  • 5+ years of experience in engineering management or technical leadership roles
  • Strong experience developing software for ATE systems
  • Proficiency in C/C++
  • Experience using development and CI/CD tools such as: Git, GitLab, or similar
  • Solid understanding of: DC voltage and current measurement principles
  • Force/measure architectures and parametric test concepts
  • Calibration, accuracy, repeatability, and error sources in DC measurements
  • Hardware-software interaction and low-level debugging
Job Responsibility
Job Responsibility
  • Lead and manage the Analog Software Engineering team responsible for pin electronics and parametric ATE software
  • Coach, mentor, and develop engineers, fostering technical excellence and career growth
  • Define the technical vision, roadmap, and execution plan for DC test and measurement software for multiple platforms
  • Own the performance management process, including goal setting, feedback, and development planning
  • Collaborate closely with Analog Hardware, FPGA, Systems, SQA, Product, and Manufacturing teams to ensure robust integration of DC measurement software with FPGA-based control and data-path logic
  • Drive software architecture and coding standards to ensure measurement accuracy, repeatability, and long-term stability
  • Lead troubleshooting and root-cause analysis of complex system-level issues spanning software, hardware, and instrumentation
  • Ensure software solutions scale from engineering characterization to high-volume production test
  • Promote best practices in documentation, design reviews, and cross-functional technical alignment
What we offer
What we offer
  • Medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs
  • Fulltime
Read More
Arrow Right

Senior Product Development Engineering Manager

As a Product Manager within the Product Engineering Organization (PEO) supportin...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronics/Computer Engineering or related field
  • 10+ years’ experience in semiconductor product development, product/test engineering, program management, or equivalent technical leadership roles
  • Proven experience leading complex NPI or product/program launches with cross-functional teams
  • Strong knowledge of semiconductor product lifecycle: bring‑up, characterization, yield optimization, test content development, SLT/FT/test flow readiness
  • Ability to understand and influence design, test, and manufacturing trade-offs
  • Familiarity with OSAT/ATMP processes, package qualification, HTOL/ESD/DFx, and reliability methodologies
  • Demonstrated ability to lead teams, coach talent, and foster a high-performance culture
  • Strong analytical thinking, problem-solving, and data-driven decision-making
  • Excellent communication skills for engaging executives, engineering teams, suppliers, and customers
  • Proactive, adaptable, and able to navigate dynamic technical and organizational landscapes
Job Responsibility
Job Responsibility
  • Serve as the overall program owner responsible for end‑to‑end planning, negotiating, and executing complex Enterprise product roadmaps, balancing business goals with technical feasibility
  • Influence product definition, silicon configuration, OPN planning, platform requirements, and supply/demand distribution
  • Lead multi-functional teams spanning Design, Product/Test Engineering, Quality/Reliability, Platform, Architecture, Supply Chain, ATMP/OSAT, and external partners to ensure cross‑discipline alignment and timely execution
  • Establish program schedules, critical path, risk assessments, and mitigating actions
  • drive closure on all blockers to ensure smooth NPI execution
  • Engage BU leadership and executive stakeholders, providing clear program updates, risk assessments, and decision recommendations
  • Provide technical leadership across Product Engineering (characterization, test strategy, yield optimization, debug, quality screens, SLT/FT readiness)
  • Guide test readiness at all stages: probe/sort, FT, SLT, quality screens (HTOL/ESD/Package Qual), and debug flows through bring-up to production
  • Leverage engineering data to influence design decisions, test coverage, DFT strategies, and yield improvement initiatives
  • Partner with ATMP JV sites and OSATs to support test program qualification, package qual readiness, and ramp-to-production milestones
Read More
Arrow Right

Customer Solutions Engineering Manager

The Customer Solutions Engineering Manager leads a multidisciplinary engineering...
Location
Location
United States , North Reading
Salary
Salary:
138900.00 - 222300.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical, Mechanical, or Systems Engineering or equivalent experience
  • 10+ years of experience in semiconductor capital equipment
  • 3+ years in a leadership role managing complex, multidisciplinary engineering projects
  • Primary experience: Leading engineering development for semiconductor capital equipment or complex mechanical/electrical systems
  • Primary skill: Strong technical leadership with the ability to balance technical depth and business priorities
  • Secondary skill: Cross‑functional collaboration with engineering, manufacturing, and customer‑facing teams
  • Additional experience in hardware/software integration, system reliability, and custom product configuration
  • Individual soft skills: Exceptional communication, analytical thinking, and problem-solving abilities
  • Team soft skills: Mentorship, influence without authority, and fostering an agile engineering culture
Job Responsibility
Job Responsibility
  • Lead the engineering effort to adapt SLT base equipment platforms for unique customer device configuration and test execution needs
  • Develop custom test site designs, including slot configuration, SLT board support, DUT thermals, and automation solutions
  • Collaborate with customers, applications engineering, and software teams to build software specials, data processing flows, and custom test execution capabilities
  • Build and oversee material demand planning, custom hardware builds, testing, and deployment activities for customer‑specific solutions
  • Support on‑time field deployment and production readiness of customized systems
  • Partner cross‑functionally with Product Marketing, Core Engineering, Project Management, Product Support, and Manufacturing
  • Mentor and guide a matrixed engineering team, fostering technical excellence and agility
  • Ensure technical risks are identified early with comprehensive mitigation strategies in place
What we offer
What we offer
  • Medical
  • Dental
  • Vision
  • Flexible Spending Accounts
  • Retirement savings plans
  • Life and disability insurance
  • Paid vacation & holidays
  • Tuition assistance programs
  • Discretionary bonus(es) based on financial performance
  • Fulltime
Read More
Arrow Right

Software QA Engineering Manager

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , North Reading
Salary
Salary:
158300.00 - 253400.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of people leadership experience in software or quality engineering organizations
  • 10+ years of experience in software development, quality engineering, or related technical roles
  • Deep experience leading teams in Agile environments with modern DevOps tools (e.g., Jenkins, Git, JIRA)
  • Bachelor’s degree in Computer Science, Engineering, or equivalent experience
  • Master’s degree preferred
  • Experience with programming languages such as C++, C#, or Python
  • Background in semiconductor test equipment, semi capital equipment or automation equipment
  • Experience in quality modernization initiatives
Job Responsibility
Job Responsibility
  • Lead and develop multiple Quality Engineering and Software Engineering contributors/managers building a high‑performing, engaged organization aligned to IST business objectives
  • Set the vision and long‑term strategy for Quality Engineering across IST products, balancing quality, delivery, and scalability
  • Establish clear goals, expectations, and career development plans
  • provide ongoing coaching, feedback, and performance management
  • Drive organizational excellence through metrics, including product quality, defect containment, automation effectiveness, and operational health
  • Partner closely with senior leaders in Product Management, System Architecture, Software, and Hardware Engineering to influence roadmap decisions and execution strategy
  • Ensure consistent, high‑quality execution across teams by standardizing QE practices, processes, and governance throughout the SDLC
  • Provide leadership oversight for test strategy, planning, scheduling, and risk management for complex semiconductor test platforms
  • Guide teams in the adoption and evolution of test automation frameworks, tools, and infrastructure across multiple products and operating systems
  • Monitor delivery, proactively manage risks and dependencies, and communicate status and tradeoffs to engineering and program leadership
What we offer
What we offer
  • Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more
  • This job is eligible for discretionary bonus(es) based on financial performance
Read More
Arrow Right

Product Development Engineering Debug Manager

This engineering management role leads the customer RMA debug team. You will coo...
Location
Location
United States , Austin
Salary
Salary:
154800.00 - 232200.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Product development, preferably in semiconductors
  • Experience managing a team and projects
  • Developing tests, patterns/vectors, timing, and diagnostics on Automated Test Equipment
  • XP, AGILE, Scrum, or Kanban as Scrum Master or Product Owner
  • Statistical analysis experience to determine population mean and outliers
  • Pareto analysis experience to drive a debug process
  • Good communication skills and the ability to work with geographically distributed product engineering teams
  • Experience presenting to Director level management internally
  • Debug experience (ATE, SLT or platform)
  • Experience with revision control (GIT, SVN, CVS, RCS or similar)
Job Responsibility
Job Responsibility
  • Leads a team responsible for customer RMA debug and failure resolution activities
  • Coordinates cross-functional teams to identify root causes and drive timely resolution of product issues
  • Oversees the development and application of debug methods, tools, and analytics to support product quality and reliability
  • Partners with internal stakeholders and external customers to communicate progress, drive corrective actions, and support continuous improvement
  • Receives assignments as objectives, including goals and the process for achieving them
  • Recommends updates to unit or sub-unit policies
  • Communicates status to management and executive staff
  • Influences technical decisions that affect the final product
  • Champions key technical decisions
  • Management reviews performance against objectives
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Principal Technical Program Manager (Quantum Hardware and Firmware Systems)

Microsoft Quantum team is dedicated to developing the first scalable, fault-tole...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree AND 6+ years experience in quantum information, physics, materials science, electrical engineering, hardware systems, engineering, or related technical fields OR equivalent experience
  • 3+ years of experience managing cross-functional and/or cross-team projects.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide proof of citizenship, U.S. permanent residency, or other protected status (e.g., under 8 U.S.C. § 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • Ability to leverage AI tools to drive innovation and efficiency (e.g., performance modeling and analysis, research gathering, day to day task automation).
  • Apply AI to accelerate engineering and lab workflows. Design and build AI agents/copilots that assist with experiment setup, log triage, measurement report generation, protocol templating, and knowledge retrieval (e.g., instrument manuals, design docs).
  • Evaluate agentic solutions with measurable metrics and humanintheloop safeguards following Microsoft Responsible AI requirements for generative AI.
  • 10+ years of experience owning and managing multi-year, highly complex hardware and firmware product portfolios involving deep-tech or first-of-a-kind technologies, including board bring-up, System-on-Chip (SoC) bring-up, BIOS and driver development, Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), quantum systems, advanced chip packaging, cryoelectronics, or other high-reliability hardware.
  • Experience managing firmware and hardware product development across the full lifecycle, including R&D, system integration, hardware-software integration, new-technology introduction, and technology transfer from R&D into scaled engineering and manufacturing, including hardware quality systems and development or auditing of test and validation protocols.
  • Experience with hands-on firmware, low-level systems, or advanced hardware R&D, including BIOS, drivers, embedded systems, quantum device development, quantum error correction, measurement/control systems, or similar advanced hardware domains.
Job Responsibility
Job Responsibility
  • Drive Program Execution: Lead comprehensive program management for pivotal quantum hardware initiatives. Oversee all phases, including concept development, engineering design, prototyping, validation, operational scaling, and ongoing delivery. Collaborate closely with system architects, research scientists, and hardware engineers to ensure successful outcomes for each project
  • Strategic Planning & Roadmapping: Work with program management leadership, engineering teams, and executive stakeholders to develop and maintain a clear roadmap for hardware platform advancement. Align technical milestones, allocate resources, manage schedules, and address risks to support Microsoft Quantum’s overarching long-term goals
  • Cross-Disciplinary Coordination: Facilitate collaboration and alignment among teams specializing in quantum device physics, cryoelectronics, materials science, hardware control, manufacturing, supply chain, integration, and cloud hardware operations. Ensure that integrated efforts result in reliable and scalable hardware solutions
  • Supplier & Partner Engagement: Manage relationships with external foundries, research laboratories, equipment vendors, and strategic partners. Foster cross-company collaboration, establish clear requirements, and ensure compliance with Microsoft’s standards for quality, safety, and data security
  • Risk Management: Identify, monitor, and mitigate technical, scheduling, and operational risks throughout program execution. Apply continuous improvement strategies and adjust programs in response to lessons learned and evolving technology trends
  • Agile Delivery: Oversee Agile program processes and ceremonies, promote transparency by conducting regular reviews and updates, and proactively remove obstacles to ensure timely achievement of critical deliverables
  • Customer Focus: Incorporate feedback from internal and pilot customers—including researchers, manufacturing partners, and Azure Quantum platform teams—to guide improvements in hardware and processes
  • Executive Communication: Develop concise, data-driven reports and executive updates that communicate program status, milestones, risks, dependencies, and impact, upholding Microsoft’s high standards for stakeholder engagement and reporting
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

System Design & Debug Manager – AI Customer Engineering

This role serves as the debug execution backbone of AMD's AI Customer Engineerin...
Location
Location
United States , Santa Clara
Salary
Salary:
186080.00 - 279120.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Deep understanding of data center system architecture (CPU, GPU, FPGA, memory, connectivity, RAS, hotplug)
  • Familiarity with hardware bring up, validation, manufacturing, and test flows
  • Knowledge of reliability and quality metrics (yield, DPM, FIT)
  • Proven years of experience in the semiconductor industry
  • Deep hands-on experience with silicon debug (pre-silicon and post-silicon)
  • Strong background in product development, debug tools, validation, failure analysis, or customer engineering
  • Proven experience managing complex debug programs across multiple customer segments
  • Strong functional team and project management skills with ability to drive execution across global, cross-functional teams
  • Excellent written and verbal communication skills, including executive-level engagement
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field required
Job Responsibility
Job Responsibility
  • Debug Program Leadership - Lead debug execution across hyperscale, OEM, HPC, and enterprise customer programs. Own high-impact, cross-customer and systemic issues and maintain visibility into top risks and trends
  • Customer Program Integration - Partner with Customer Program Managers to align debug execution with customer deliverables, platform readiness, and deployment schedules. Support escalations and executive-level customer engagements
  • Technical Debug Coordination - Drive cross-functional debug efforts across design, validation, product engineering, and failure analysis. Align pre- and post-silicon debug strategies and connect lab debug to real-world customer environments
  • Field Failure & Fleet Quality Management - Lead resolution of field failures, fleet anomalies, and data center reliability issues. Aggregate fleet, RMA, and production signals and feed learnings back into design, validation, and manufacturing
  • Governance & Process Improvement - Own debug tracking, prioritization, risk management, and executive reporting. Apply structured methodologies (8D, CAPA, FMEA) and drive continuous improvement in execution speed and consistency
  • Fulltime
Read More
Arrow Right

Senior Product Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
Malaysia , Gelugor
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree or higher in Electrical Engineering, Electronics Engineering, Computer Engineering, Semiconductor Engineering, or a related technical field
  • 8+ years in product / test / manufacturing engineering for advanced silicon (CPU, GPU, AI SoC)
  • Strong expertise in ATE test development, characterization, and debug
  • Yield analysis, DOE, and failure analysis
  • High-volume manufacturing and OSAT operations
  • Proven track record delivering NPI → HVM ramp in complex silicon programs
  • Microsoft Cloud Background Check
  • access to export-controlled information and verification of citizenship or residency
Job Responsibility
Job Responsibility
  • Drive alignment across design, test, packaging, manufacturing, and supply chain teams
  • Lead complex problems solving under ramp pressure (excursions, bottlenecks, supply constraints)
  • Influence program decisions with data-driven insights and clear trade-offs
  • Own yield ramp from NPI to HVM: yield monitoring, DOE, excursion management, and continuous improvement
  • Lead structured failure analysis and RMA feedback loops to improve silicon quality and manufacturability
  • Drive test time optimization and cost efficiency
  • Establish production system frameworks (capacity, cycle time, output predictability, recovery models)
  • Identify and eliminate scale-induced failure modes (test escapes, yield cliffs, supply gaps)
  • Leverage data analytics / telemetry (e.g. Advantest RTDI, test platforms) for real-time decision making
  • Partner with OSAT, foundry, and system integrators to drive execution readiness and capacity scaling
  • Fulltime
Read More
Arrow Right