CrawlJobs Logo
Block Logo Block · IT - Software Development

Foundry Interface Engineer

Singapore, Singapore · Job Posted May 03, 2026
Apply Position
Job Link Share

Job Description

The Foundry Interface Engineer will engage with Foundry partners/third-party vendors as well as internal teams to continuously improve the design of our ASICs. This work will include partnering with OSAT to continuously monitor and review production wafer test data, and work with standard cell level circuit designers to analyze the results. Based on the analysis the engineer will make requests to the foundry for process fine tuning.

Job Responsibility

  • Engage with Foundry partners/third-party vendors to manage foundry PDK/DK and design library collaterals
  • Guide internal IP/design teams on appropriate usage of technology attributes/offerings in accordance with product requirements
  • Collaborate with internal third-party infrastructure, customization, test-chip, methodology, and packaging and product test engineering teams for seamless execution of product bring-up and productization
  • Review and assess Foundry silicon data against SPICE/design goals and compile SPICE to Silicon gap analysis
  • Drive foundry partners on CIPs to improve foundry process to meet technology entitlement and product goals
  • Work with foundry to identify potential device parameter changes to enable efficient low-voltage operation
  • Work closely with circuit designers to determine what device improvements could improve circuit performance and energy efficiency
  • Work with test engineers to analyze and validate production wafer data
  • Contribute to binning strategy to maximize parametric yield

Requirements

  • 5 + years of post-education experience in FAB/Fabless environments, technology definition and bring-up, device/process architecture, and NPI
  • Experience with foundry design kit, SPICE, DR/DRC evaluation, SPICE to Si assessment
  • Experience with advanced node device physics (e.g. FinFET/GAA), backside power, product design phases
  • Experience with product KPIs, DTCO, and parametric, DLY/PLY analysis/gap closure
  • Understanding of low power design techniques (e.g., Vmin reduction, power gating, multi-voltage design, chip power, clock network and optimization)
  • Understanding of layout effects and impact to circuit design

Nice to have

  • Master's degree or PhD in Electrical Engineering, Physics, or other related Engineering field with emphasis on semiconductor materials/devices and device physics
  • Production test development experience
  • Familiar with advanced FinFET technology nodes (3nm and 2nm)
  • Familiar with PDK and device models
  • Previous work experience at semiconductor foundries
  • Familiar with standard cell design and layout

What we offer

  • Remote work
  • Medical insurance
  • Flexible time off
  • Retirement savings plans
  • Modern family planning
Block - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Foundry Interface Engineer

8 matching positions

Principal Engineer for Technology and Foundry Interface

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 9+ years of related technical engineering experience OR Bachelor's degree in Electrical Engineering, Physics, Computer Engineering, Computer Science, Physics, or related field AND 6+ years technical engineering experience or internship experience OR Master's degree in Electrical Engineering, Physics, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience OR Doctorate degree in Electrical Engineering, Physics, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • 8 + years of experience in semiconductor process development and manufacturing
  • 5+ years of experience in technology evaluation, testchip and modeling
  • Deep understanding of device physics, foundry design collateral management, process qualification, broad fabrication process experience, device reliability, statistical analysis, yield improvement, and physical failure analysis techniques
  • Experience in supporting design teams with PDKs, IP development, tapeout, establishing DFM and design for reliability requirements and implementation of test structures for test chips
  • Presentation and communication skills
  • Product yield/performance analysis, and design process co-optimization
Job Responsibility
Job Responsibility
  • Lead technical interactions with external foundries both in pre-silicon design and post silicon development as well as continuous improvement for Yield and performance during production manufacturing stage to ensure Best-in-class Microsoft first-party and second-party silicon
  • Compile and analyze data using common statistical techniques and effectively present key results along with recommended actions
  • practice continuous improvement and yield optimization and analyze products to ensure manufacturability and data sheet compliance
  • Define and design engineering structure in testchip for technology interception and enablement including data collection, analysis and model-silicon characterization
  • Provide comprehensive Power, Performance, Area and Cost analysis for technology enablement
  • Fulltime
Read More
Arrow Right

Junior Data Systems Analyst

SRG are working with a global leader in the aesthetics industry, committed to dr...
Location
Location
United Kingdom , Marlow
Salary
Salary:
Not provided
srgtalent.com Logo
SRG
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A bachelor's or master's degree in computer science, Data Science, Statistics, Information Systems, or a related discipline, or equivalent demonstrable experience
  • Foundational experience with React and JavaScript/TypeScript, whether through academic, personal, or professional work
  • A creative eye and interest in UI/UX design, with an appreciation for how data can be presented in ways that are both intuitive and impactful
  • Strong analytical and problem-solving skills, with a passion for extracting meaning from complex datasets
  • Effective communication skills, both written and verbal, with the ability to convey technical concepts to non-technical audiences
  • Ability to work both independently and collaboratively within a team
  • Maximum 2 years' experience
Job Responsibility
Job Responsibility
  • Design, build, and iterate on user-facing application features using React and TypeScript within the Palantir Foundry ecosystem
  • Apply creative design thinking to develop intuitive interfaces and data visualisations that translate complex datasets into clear, actionable insights
  • Collaborate with cross-functional teams to gather requirements and deliver solutions that meet end-user needs
  • Support the collection, processing, and integration of large datasets from multiple sources
  • Contribute to data pipeline development, ensuring accuracy, consistency, and reliability across platforms
  • Participate in data governance and quality assurance processes in line with established standards
  • Contribute to ongoing data and analytics projects across their full lifecycle, from discovery through to delivery
  • Assist in the development and implementation of data-driven solutions to address business challenges
  • Communicate findings and recommendations to stakeholders in a clear and structured manner
  • Build practical expertise in React, TypeScript, Python, and PySpark within a Palantir Foundry environment
Read More
Arrow Right

Technical Program Manager, Display Silicon Integration

Reality Labs is building the hardware that powers Meta's next generation of AR d...
Location
Location
United States , Sunnyvale
Salary
Salary:
140000.00 - 198000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of TPM experience in semiconductor execution, with at least 3 years in roles that touched silicon-to-display module or product integration (not pure SoC tapeout TPM)
  • Demonstrated ownership of multi-foundry programs. You have worked with at least two foundries on real silicon, ideally including both a mature and a leading-edge node
  • Direct FACA experience driving failure analysis cycles that crossed foundry, supplier, and internal team boundaries and produced shippable outcomes
  • Direct wafer scale-up experience, including wafer flow, capacity, and contractual mechanics with external foundries
  • Experience making program-level decisions under incomplete information, including when to escalate risks, defer action, or proceed based on available data
Job Responsibility
Job Responsibility
  • Own end-to-end Display Silicon Integration execution for one or more programs, accountable for the entire lifecycle from post-tapeout silicon delivery through production ramp
  • Drive complex silicon-to-display integration, coordinating Meta silicon design, display module engineering, Display systems engineering, and external suppliers to land new silicon revisions into working modules and resolving interface, packaging, and yield issues
  • Lead FACA (failure analysis and corrective action) cycles, driving the full technical investigation and closure across foundry, display supplier, and internal teams. This includes making trade-off calls between root-causing, working around, and accepting risk
  • Coordinate wafer scale-up across foundries. Manage wafer flow, capacity commitments, contractual obligations, and storage / aging windows
  • Partner with adjacent TPMs to hold the Display Silicon Integration slice cleanly across all programs in scope
  • Translate technical reality up. Surface integration risks, timeline slippage, and vendor commitment gaps to leadership directly and with evidence
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Senior ASIC CAD Engineer

Join our ASIC team and help deliver the digital logic that powers our next-gener...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Electrical Engineering, Computer Engineering, or Computer Science with 10+ years of experience in ASIC front-end design, synthesis, and timing closure
  • Proven track record of delivering clean, verified netlists to foundries or external ASIC vendor layout teams
  • Proven track record of integrating, and configuring design constraints for IP blocks for high-speed interfaces such as PCIe, Ethernet, or DDR
  • Deep production experience running standard industry tools like Synopsys Design Compiler/PrimeTime or Cadence Genus/Tempus
  • Expert-level scripting capabilities using Perl, Python, Tcl, and Linux Shell environments
Job Responsibility
Job Responsibility
  • Drive full-chip and block-level logic synthesis, achieving optimal Power, Performance, and Area (PPA) over advanced process nodes
  • Formulate master timing constraints (SDC) and execute sign-off Static Timing Analysis (STA) to resolve setup, hold, and clocking violations
  • Implement low-power implementation strategies using UPF power intent architectures and analyze dynamic gate-level power profiles
  • Act as the definitive technical liaison to our external P&R ASIC vendor, compiling comprehensive design handoff packages and reviewing post-layout parasitic data to secure tape-out closure
  • Develop and enhance Perl, Python and Tcl-based scripts to automate our core front-end implementation and validation flows
  • Support the maintenance of our ASIC CAD infrastructure and design flows required to keep this design pipeline running at maximum efficiency
Read More
Arrow Right

Principal Quantum Engineer

Microsoft's mission is to empower every person and every organization on the pla...
Location
Location
United States , Santa Barbara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 8+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Ability to leverage AI tools to drive innovation and efficiency
  • Apply AI to accelerate engineering and lab workflows
Job Responsibility
Job Responsibility
  • CrossDisciplinary CoDesign: Partner closely with fabrication, systems, packaging, and control teams to codesign QPUs
  • Technical Authority & Partner Interface: Serve as a technical interface and design authority for engagements with design, fabrication, and packaging partners
  • Process & Workflow Optimization: Apply integratedcircuit design principles and engineering best practices to continuously improve design workflows
  • Foundry CoDevelopment: Codevelop process assumptions, design rules, PDK extensions, and qualification strategies in close collaboration with fabrication partners
  • Embody our Culture and Values
  • Fulltime
Read More
Arrow Right

Senior Software Engineer

Windows Agents and Growth Innovations (WinAGI) is pioneering next-generation AI-...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science or related technical field AND 7+ years technical engineering experience with coding in languages on C or C++
  • Hands-on experience with AI-assisted development tools such as GitHub Copilot, Copilot Studio, AI Foundry, or similar
  • Proven expertise in full-stack development, with emphasis on client-side application engineering and user-facing experiences
  • Deep knowledge of interaction models and multimodal interfaces (inking, stylus, voice, touch, sensors, haptics, gestures, etc.)
Job Responsibility
Job Responsibility
  • Design and deliver high-quality software components aligned to WinAGI’s vision of AI-driven Windows experiences and growth innovations
  • Work across the stack — from user interface to backend services — with a strong bias for impact and rapid iteration
  • Apply data-driven engineering practices to inform design decisions, validate hypotheses, and optimize performance through telemetry and measurable outcomes
  • Leverage modern development practices and AI-assisted tools to accelerate coding, reduce boilerplate, and enable intelligent test automation
  • Collaborate closely with product, design, and partner teams to shape priorities and deliver intuitive, high-value user experiences
  • Transform loosely defined ideas into tangible outcomes, navigating evolving priorities with creativity and technical rigor
  • Contribute to architecture discussions, code reviews, and prototyping efforts to ensure scalability and maintainability
  • Foster a culture of agility, experimentation, and outcome-driven development within the Windows ecosystem
  • Fulltime
Read More
Arrow Right

Software Engineer 2

Frontier Foundry (F²) is IDC’s bold new innovation engine — a design-led, full-s...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree in Computer Science or related technical field AND 5+ years of technical engineering experience with programming skills in one or more languages: C, C++, C#, Java, JavaScript, or Python
  • OR equivalent experience
  • Experience with AI-assisted development tools like GitHub Copilot, Copilot Studio, AI Foundry, or similar
  • Exposure to one or more interaction models and multimodal interfaces (inking, stylus, voice, touch, sensors, haptics, gestures, etc.)
Job Responsibility
Job Responsibility
  • Contribute to the design and development of software components aligned to one or more F² charters: Interaction models (inking, stylus, display tech), Multimodal Innovation (sensor fusion, voice/touch interfaces), or AI Agents (context-aware, task-oriented agents)
  • Work across the stack — from UI to backend — with a bias for impact and iteration
  • Embrace “vibe coding” — using AI-assisted tools to reduce boilerplate, amplify creativity, and drive intelligent test automation
  • Collaborate with product, design, and partner teams to shape backlog priorities and deliver intuitive, high-impact experiences
  • Participate in code reviews, prototyping, and sprint demos
  • Learn and adapt in a fast-paced environment, contributing to a culture of agility and experimentation
  • Fulltime
Read More
Arrow Right

Principal E2E Timing, Construction & Signoff Engineer

Microsoft’s Azure Hardware Systems and Infrastructure team builds silicon platfo...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of industry experience in STA, timing construction, signoff methodology, and PD CAD for large and complex SoCs
  • Proven ownership of full-chip timing signoff and construction at advanced technology nodes (≤5nm preferred)
  • Expert-level hands-on experience with PrimeTime and/or Tempus in production signoff environments
  • Deep understanding of timing construction, margin budgeting, uncertainty modeling, and guard-banding strategies
  • Strong experience correlating STA with PnR timing engines, extraction, and circuit-level behavior
  • Advanced Tcl & Python scripting skills for building and maintaining production-quality EDA flows and infrastructure
  • Ability to meet Microsoft, customer and/or government security screening requirements
Job Responsibility
Job Responsibility
  • Own end-to-end timing construction from architecture through block, subsystem, full-chip, and multi-die system signoff
  • Define uncertainty decomposition, margin budgeting, and guard-banding strategies across clocks, data paths, voltage domains, and operating modes
  • Act as final technical authority for timing signoff readiness, risk assessment, and tapeout decisions
  • Define and drive STA methodologies using OCV, POCV, AOCV, SOCV, LVF, and advanced derate models
  • Align Microsoft signoff practices with foundry-qualified reference flows (TSMC, Samsung, Intel)
  • Lead hierarchical and context-based STA for large-scale SoCs and chiplet-based systems
  • Define timing construction methodology for 2.5D/3DIC systems, including die-to-die interfaces, interposers, bridges, micro-bumps, and hybrid bonding
  • Drive PnR–STA–extraction correlation and resolve RC, waveform, parasitic, and modeling mismatches
  • Architect scalable Tcl- and Python-based STA infrastructure for central runs, ECO automation, and signoff QA
  • Influence internal CAD standards and EDA vendor roadmaps through deep technical engagement
  • Fulltime
Read More
Arrow Right