CrawlJobs Logo

Emulation Verification Engineer

United States, Austin Employment contract 121680.00 - 182520.00 USD / Year · Job Posted May 14, 2026
Apply Position
Job Link Share

Job Description

WHAT YOU DO AT AMD CHANGES EVERYTHING  At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career. THE ROLE:  We are looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON:  You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

Job Responsibility

  • Come join the team responsible for driving AMD Core’s Shift-Left strategies
  • Interact with multiple stakeholders (firmware/BIOS, RTL designers, DV, system architects) to plan, create, execute, and debug core on emulators
  • Defining and implementing test plans including stimulus, checking and functional coverage plans
  • Developing test benches and test bench components in C++
  • Responsible for writing monitors and checkers to support end-to-end core emulation infrastructure
  • Debugging regression fails and fixing verification issues or working with designers to fix design bugs
  • Assist with silicon observations often requiring replication of behaviors in simulation to root cause
  • Responsible for running emulator workloads to test all new features
  • Create hardware emulation build to verify the IP functional performance
  • Maintain and improve current hardware emulation environment to speed up the runtime performance and improve the debug facility
  • Provide technical support to other teams

Requirements

  • Experience with FPGA and/or emulation platforms (ZeBu, HAPs, Veloce)
  • Scripting with Perl or equivalent languages
  • Experience debugging failures using waveform viewers, log files, and microcode trace dumps
  • Knowledge of UEFI, core-boot, Linux, Windows Operating Systems
  • Knowledge of x86 and/or ARM SoC Architecture
  • Coding in x86 Assembly language
  • Strong knowledge of microprocessor architecture (x86 preferred)
  • Bachelors or Masters degree in EE, CE, or CS preferred

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Emulation Verification Engineer

8 matching positions

Sr ASIC Design Verification Engineer (NetSec)

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in EE, CE, or CS required or equivalent military experience required - MSEE preferred
  • Minimum 5 years experience in ASIC design verification
  • Demonstrated success in taking multiple ASIC products from concept to mass production
  • Expertise in SystemVerilog and UVM Technical strength in the following areas is required
  • Defining test plans, including comprehensive adversarial testing
  • Developing rich functional coverage models
  • Creating powerful and scalable test benches Implementing sophisticated self-checking infrastructure with reference models and scoreboards
  • Developing reusable constrained-random tests
  • Debugging failures
  • Closing coverage
Job Responsibility
Job Responsibility
  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
  • Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
  • Develop flows, methodologies, and infrastructure for emulation
  • Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
  • Define new tools and methodologies to continuously improve quality and velocity
  • Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification
What we offer
What we offer
  • restricted stock units and a bonus
  • A description of our employee benefits may be found here
  • Fulltime
Read More
Arrow Right

Design Verification Engineer - Machine Learning Accelerators

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
  • 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Track record of 'first-pass success' in ASIC development cycles
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Job Responsibility
Job Responsibility
  • Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP's optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
  • Define, track, and lead the execution of detailed test plans for the different modules and top levels
  • Implement scalable test benches including checkers, reference models, assertions in System Verilog
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
  • Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Staff Silicon Design Engineer - Emulation

A successful candidate will work with senior design and design verification team...
Location
Location
Serbia , Belgrade
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Execute emulation test plans, ensuring high-quality outcomes and adherence to timelines
  • Collaborate effectively with team members across North America to align on project goals, share insights, and implement best practices
  • Contribute in the design and implementation of emulation test benches
  • Contribute into continuously improving the emulation methodology
  • Experience implementing synthesizable models using SystemVerilog
  • Drive debug with designers and verifiers
  • Collaborate with IP design and verification teams on test planning and task execution
  • Work on various emulation methodologies such as: Transactors, Simulation Acceleration, Hybrid VMs
  • Execute verification of the latest features and protocols
  • Integrate, bring-up and debug standard interfaces like UART, JTAG, I2C, USB
Job Responsibility
Job Responsibility
  • Execute emulation test plans
  • Collaborate with team members across North America
  • Contribute to design and implementation of emulation test benches
  • Contribute to improving emulation methodology
  • Drive debug with designers and verifiers
  • Collaborate with IP design and verification teams
  • Work on emulation methodologies
  • Execute verification of latest features and protocols
  • Integrate, bring-up and debug standard interfaces
  • Integrate and bring-up 3rd party accelerate verification IPs
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

Meet the Team: The Common Hardware Group (CHG) delivers the silicon, optics, and...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

Senior Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
119800.00 - 261000.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
Job Responsibility
Job Responsibility
  • Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation.
  • Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification.
  • Create and drive comprehensive test plans and develop tests to ensure full feature coverage.
  • Design and implement technical solutions to address complex design and quality challenges.
  • Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models.
  • Triage and debug failures in testbenches, simulations, and emulation environments.
  • Develop Makefiles and automation scripts to enable scalable and efficient verification flows.
  • Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices.
  • Collaborate effectively with cross-functional teams across multiple sites and geographies.
  • Fulltime
Read More
Arrow Right

Staff Silicon Design Engineer - Emulation

A successful candidate will work with senior design and design verificaiton team...
Location
Location
Serbia , Belgrade
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in system and subsystem level designs
  • Experience with FPGA flows, synthesis and PnR
  • Experience in RTL design, verification, and embedded FW
  • Excellent programing skills in C/C++, SystemVerilog
  • Experience working with Verilog/SystemVerilog based designs
  • Experience with UVM based testbenches
  • Strong debugging and problem-solving skills
  • Debugging experience with waveform analyzers
  • Scripting/preprocessing
  • Experience working in emulation and prototyping
Job Responsibility
Job Responsibility
  • Execute emulation test plans, ensuring high-quality outcomes and adherence to timelines
  • Collaborate effectively with team members across North America to align on project goals, share insights, and implement best practices
  • Contribute in the design and implementation of emulation test benches
  • Contribute into continuously improving the emulation methodology
  • Experience implementing synthesizable models using SystemVerilog
  • Drive debug with designers and verifiers
  • Collaborate with IP design and verification teams on test planning and task execution
  • Work on various emulation methodologies such as: Transactors, Simulation Acceleration, Hybrid VMs
  • Execute verification of the latest features and protocols
  • Integrate, bring-up and debug standard interfaces like UART, JTAG, I2C, USB
  • Fulltime
Read More
Arrow Right

Pre-silicon Validation Engineer - Emulation

We are looking for a dynamic, energetic Systems Design Engineer to join our grow...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Significant 5+ years of relevant experience in complex SoC verification & Validation
  • Prior hands-on experience with FPGA and/or emulation platforms (Veloce, Palladium, ZEBU, HAPs, Protium)
  • Developing C/C++/Uefi based test content
  • Validating hardware features for at least 3 or more projects in a pre-silicon environment
  • Debugging failures using waveform viewers, log files and microcode trace dumps
  • Knowledge of low power design emulation/verification and power management fundamentals
  • Knowledge of UEFI, Windows Operating Systems, Linux
  • Knowledge of x86 and/or ARM SoC Architecture
  • Knowledge of Memory subsystem, high speed IO peripherals like PCIe, USB, NPU, SoC & IP level Power Management flow, Security protocols
  • Knowledge of one or more protocols
Job Responsibility
Job Responsibility
  • Driving technical innovation to improve AMD's capabilities across validation, including tool and script development, technical and procedural methodology enhancement, and various internal and cross-functional technical initiatives
  • Debugging issues found during the process, bring-up, validation, and production phases of SOC programs
  • Working with multiple teams, and tracking test execution to make sure all features are validated and optimized on time
  • Working closely with supporting technical teams
  • Engaging in other software/hardware modeling frameworks
  • Fulltime
Read More
Arrow Right

Senior Emulation Engineer

We are looking for an adaptive, self-motivative design emulation engineer to joi...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Hands-on experience with Veloce and familiarity with ZeBu emulation flows
  • Strong C/C++ programming for transactors and host applications
  • Good understanding of PCIe, Ethernet, or RISC-V (SiFive) processors
  • Solid knowledge of Verilog/SystemVerilog RTL and verification flows
  • Strong Verilog/SystemVerilog skills to design shims, wrappers, and custom IP RTL for integration into emulation models
  • Minimum 5+ years of experience in emulation, verification, or related SoC development roles
  • Bachelors or Masters degree in Electrical/Electronics Engineering
Job Responsibility
Job Responsibility
  • Build and bring up emulation models (RTL cleanup, synthesis, compilation, partitioning)
  • Develop and integrate transactors/BFMs using C/C++, DPI, SCE-MI
  • Bring up PCIe and Ethernet interfaces in emulation (link training, enumeration, protocol debug)
  • Debug emulation failures using waves, logs, and hardware traces
  • Work closely with design/DV/software teams for SoC bring-up and test execution
  • Modify/extend verification testcases when required and execute them in simulation/emulation
  • Fulltime
Read More
Arrow Right