CrawlJobs Logo

DV Intern

United States, San Jose · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

As a Design Verification intern, you will ensure the custom IPs powering our chips — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack.

Job Responsibility

  • Ensure the custom IPs powering our chips — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready
  • Collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack

Requirements

  • Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field
  • Familiarity with high-speed digital logic
  • Exposure to ASIC or SoC design concepts
  • Familiarity with SystemVerilog, UVM, or Python
  • Familiarity with verification work and writing test benches
  • Familiarity with physical design flows and tooling
  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Nice to have

  • Familiarity with transformer models and machine learning
  • UVM or formal verification experience
  • Ability to program with Python or another scripting language

What we offer

  • Generous housing support for those relocating
  • Daily lunch and dinner in our office
  • Direct mentorship from industry leaders and world-class engineers
  • Opportunity to work on one of the most important problems of our time

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

DV Intern

8 matching positions

New

Asic Implementation Engineer - Static Verification

Location
Location
United States , Sunnyvale
Salary
Salary:
114000.00 - 172000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 2 years of experience in static verification tools
  • Experience with Lint, Clock Domain & Reset Domain crossing
  • Experience with SOC CDC signoff
  • Knowledge of SOC Integration (Clocking, Reset, PLL, etc)
  • Knowledge of front-end ASIC flows
  • Experience with RTL design using SystemVerilog or other HDL
  • Experience with communicating across functional internal teams and vendors
Job Responsibility
Job Responsibility
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC
  • Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC
  • Perform RTL Lint and work with the Designers to create waivers
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC,)
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right
New

Infrastructure Engineering Specialist

As an Infrastructure Engineering Specialist, you will independently drive the ex...
Location
Location
United Kingdom , London
Salary
Salary:
654.00 GBP / Day
https://www.randstad.com Logo
Randstad
Expiration Date
July 22, 2026
Flip Icon
Requirements
Requirements
  • Security Clearance: An Active DV (Developed Vetting) level of National Security clearance is absolutely mandatory for this role
  • Virtualisation & OS: Hands-on experience with VMWare (ESX, VCentre, vCF), Containers, Kubernetes, VKS, NSX V&T, alongside Windows, Linux, or Mac Server system management
  • Scripting: Strong proficiency in scripting languages like Python, PowerShell, Bash, or Java
  • Automation & IaC: Mastery of infrastructure automation, orchestration, and automated builds using Terraform, Ansible, Puppet, Foreman, Kickstart (including PXE), or Microsoft Deployment toolkits
  • Code Management: A robust configuration-managed approach utilizing tools like Git or Subversion within continuous integration workflows
  • Storage: Understanding of deployment and configuration for network file sharing (NFS, SAMBA) and enterprise high-availability storage platforms (EMC, Dell, or NetApp)
  • Networking: Solid networking background, ideally including large-scale platform configurations across campus and WAN topologies
  • Monitoring & Security: Experience configuring monitoring applications (Prometheus, Zabbix, SolarWinds, Nagios, OpenNMS, CheckMK) and security monitoring tooling (Elastic SIEM, Tenable)
Job Responsibility
Job Responsibility
  • Independently drive the execution and vision for Enterprise Systems Management (ESM), Automation, and Continuous Integration/Continuous Deployment (CI/CD) technologies within our infrastructure landscape
  • Manages the implementation of high-level designs to create secure, stable network environments that meet the needs of the business, are shared with partners, and strictly comply with security, privacy, and audit requirements
  • Leads the maintenance of IT infrastructure tools and executes designs across network, security, compute, and storage domains in alignment with design standards
  • Provides advanced technical expertise to help resolve complex problems alongside managers, principals, and technical experts
  • Leads collaboration across cyber security, enterprise architecture, and application development teams to implement an effective product roadmap
  • Leads daily support for internal system health, tools, infrastructure projects, and customer support contracts
  • Leads collaboration with technical architects, using advanced technical knowledge to translate architectural designs directly into operational realities
  • Leads the installation, configuration, maintenance, optimization, and support of software, hardware, and communication links
Read More
Arrow Right
New

Asic Dv Engineer, Simulation Acceleration And Hybrid Verification

Meta is hiring an ASIC Verification Engineer with background in Simulation Accel...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of relevant experience
  • Hands-on experience in Verilog, SystemVerilog, UVM, C/C++, Python based verification
  • Experience of working with Zebu, Palladium, Veloce HW platforms
  • Experience in Cluster and SoC level verification using Hybrid Simulation and Emulation based methodologies
  • Proficiency in scripting languages such as Python, Perl, or TCL to build tools and flows for verification environments
  • Experience in architecting and implementing Hybrid Verification infrastructure and executing verification cycle
Job Responsibility
Job Responsibility
  • Propose, implement and promote the Simulation Acceleration and Hybrid Verification Methodology to be used across the group, both at the Cluster and at the SoC level
  • Work with Architecture and Design teams to come up with functional, use case and performance test plan for the DUT
  • Define Verification scope, create environment, testplans and close use case scenarios and performance using targeted tests at Cluster and SoC level
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Develop and drive continuous Hybrid Verification improvements using the latest methodologies, tools and technologies from the industry
  • Build reusable/scalable environments for Hybrid Verification. Evaluate and recommend solutions for Hybrid Verification and Simulation Acceleration
  • Provide training for internal teams and mentoring of engineers related to Hybrid Verification Methodology
  • Fulltime
Read More
Arrow Right

Adas V&V Test Operations Supervisor

At Ford, you’ll work on ideas that matter, alongside passionate people who want ...
Location
Location
United States , Dearborn
Salary
Salary:
128849.76 - 221450.04 USD / Year
ford.com Logo
Ford Motor Company
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree or foreign equivalent in Mechanical Engineering, Electrical Engineering, Environmental Engineering, Physics, Computer Science, Control Systems or a related field and 5 years of progressive, post-baccalaureate experience in the job offered or a related occupation
  • 5 years of experience with each of the following skills: 1. Testing and instrumentation of vehicles or control systems. 2. Automotive development including validation testing or design and release for software or hardware systems. 3. Distributed vehicle control systems and troubleshooting with OEM diagnostic software tools. 4. Resolution of technical issues and development of solutions via structured problem solving and data analysis
  • 3 years of experience with each of the following skills: 1. Software calibration for ADAS systems and hardware. 2. Leading and prioritizing work for a diverse technical team. 3. Communicating projects, milestones, deliverables and KPI’s to leadership and fellow team members. 4. Managing budgets, inventory, or test fleets for a technical team. 5. Relevant industry standards, safety regulations such as Federal Motor Vehicle Safety Standards
  • Candidates must be legally authorized to work in the United States
Job Responsibility
Job Responsibility
  • Aid delivery of all features on all programs, with quality and efficiency
  • Organize and improve the fundamentals of our ADAS program delivery system
  • Maintain a capable and efficient ADAS testing operation, inclusive of staff, equipment and facilities
  • Develop software tools and automation to streamline DV testing
  • Aid root causing and troubleshooting integration problems related to ADAS hardware such as radars, ultrasonic park aid, cameras and ADAS ECU’s
  • Prepare for the future and maintain readiness for all program DV and OTA delivery
  • Domestic and International Travel Required up to 10%
What we offer
What we offer
  • Immediate medical, dental, and prescription drug coverage
  • Flexible family care, parental leave, new parent ramp-up programs, subsidized back-up child care and more
  • Vehicle discount program for employees and family members, and management leases
  • Tuition assistance
  • Established and active employee resource groups
  • Paid time off for individual and team community service
  • A generous schedule of paid holidays, including the week between Christmas and New Year's Day
  • Paid time off and the option to purchase additional vacation time
  • Fulltime
Read More
Arrow Right

Service Desk Analyst

The VBSE ENOC Service Desk Analyst provides 24x7x365 first line and advanced sup...
Location
Location
United Kingdom , Farnborough
Salary
Salary:
Not provided
vodafone.com Logo
Vodafone
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in ticket management and escalation within a technical or service environment
  • Strong customer service delivery background
  • Excellent written and verbal communication skills
  • Strong analytical skills with the ability to identify patterns and trends
  • Eligibility for Security Clearance is required, with the possibility of progressing to higher level vetting (DV) in future
Job Responsibility
Job Responsibility
  • Manage incident tickets from initial triage through to resolution, covering both straightforward and complex technical issues
  • Act as the first point of contact for fault resolution and customer communication, ensuring clear, timely updates throughout the incident lifecycle
  • Conduct proactive monitoring of customer services to identify early indicators of issues and raise faults as needed
  • Apply Service Incident Management protocols and drive escalations when necessary, supporting the Service Incident Manager during high priority events
  • Lead and participate in technical or incident calls, driving progress toward resolution
  • Document actions, updates, and best practices accurately to maintain high-quality records and knowledge sharing
  • Analyse incident data to identify recurring trends and opportunities for service improvement
  • Contribute to Continuous Improvement Plans (CIPs) and Service Improvement Plans (SIPs)
  • Ensure ticket handling meets quality and productivity expectations, achieving performance against SLAs and KPIs
  • Maintain meticulous attention to detail when validating, repairing, tracking, and progressing tickets
What we offer
What we offer
  • Excellent basic salary plus bonus and Vodafone benefits
  • up to 28 days off plus bank holidays
  • paid time for charity work
  • discounts
  • vouchers
  • pension plan
  • career development through learning tools
  • parental leave policies
  • Fulltime
Read More
Arrow Right

Ip Post-Silicon Validation Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING  At AMD, our mission is to build great pro...
Location
Location
Canada , Markham
Salary
Salary:
155200.00 - 232800.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s degree majoring in EE, CS or related field
  • Experience in digital logic design/verification/post-silicon validation
  • Extensive experience with ASIC debug techniques and methodologies
  • Knowledge of physical and protocol levels of common high-speed interfaces such as PCIe/CXL/UALINK is an asset
  • Experience with board/platform-level debug, including clock/power delivery, sequencing, analysis, and optimization
  • Strong scripting skills (eg. Ruby, Python)
  • Extensive experience with common lab equipment, including protocol/logic analyzers, oscilloscopes, etc.
  • In-depth knowledge of PC architectures/PCIe protocol is an asset
  • Must have excellent written and verbal communication skills
  • Must excel in a dynamic team working environment
Job Responsibility
Job Responsibility
  • Driving the planning, validation, and debug of various hardware IP for forthcoming AMD APU, CPU, Compute and Discrete Graphics SOC programs
  • Defining, documenting, executing and reporting the overall functional test plan and validation strategy for a set of AMD IP’s
  • Driving technical innovation to enhance AMD's capabilities in IP validation, including tools and scripts/automation development, technical and procedural methodology enhancement, and various internal and cross-functional technical initiatives
  • Debugging IP issues found during pre-silicon, bring-up, system validation, and production phases of the SOC programs
  • Engaging on pre-silicon ‘shift left’ activities with cross-functional teams such as Design Verification (DV), Diagnostics, Emulation and other software/hardware modeling frameworks to ensure readiness for first silicon arrival, enablement of IP functionality, and debug of critical features
  • Leading collaborative technical discussions to drive resolution of technical issues and roll out technical initiatives
  • Developing knowledge of system architecture/debug and other internal IP’s
  • Supporting issues on customer platforms as requested by customer support teams
  • Fulltime
Read More
Arrow Right

IP Validation Design Engineer

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Canada , Vancouver
Salary
Salary:
155200.00 - 232800.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in digital logic design/verification/post-silicon validation
  • Extensive experience with ASIC debug techniques and methodologies
  • Strong scripting skills (eg. Ruby, Python)
  • Extensive experience with common lab equipment, including protocol/logic analyzers, oscilloscopes, etc.
  • Must have excellent written and verbal communication skills
  • Must excel in a dynamic team working environment
  • Must be a self-starter and be able to independently drive tasks to completion
  • Bachelor’s or master’s degree majoring in EE, CS or related field
Job Responsibility
Job Responsibility
  • Drive the planning, validation, and debug of various hardware IP for forthcoming AMD APU, CPU, Compute and Discrete Graphics SOC programs
  • Defining, documenting, executing and reporting the overall functional test plan and validation strategy for a set of AMD IP’s
  • Driving technical innovation to enhance AMD's capabilities in IP validation, including tools and scripts/automation development, technical and procedural methodology enhancement, and various internal and cross-functional technical initiatives
  • Debugging IP issues found during pre-silicon, bring-up, system validation, and production phases of the SOC programs
  • Engaging on pre-silicon ‘shift left’ activities with cross-functional teams such as Design Verification (DV), Diagnostics, Emulation and other software/hardware modeling frameworks to ensure readiness for first silicon arrival, enablement of IP functionality, and debug of critical features
  • Leading collaborative technical discussions to drive resolution of technical issues and roll out technical initiatives
  • Developing knowledge of system architecture/debug and other internal IP’s
  • Supporting issues on customer platforms as requested by customer support teams
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Security Administrator

Location
Location
United Kingdom , London
Salary
Salary:
Not provided
nttdata.com Logo
NTT DATA
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent administrative and organisational skills, with a high level of attention to detail
  • Strong communication skills, with the ability to liaise confidently and sensitively with individuals at all levels
  • A clear understanding of vetting, security clearance levels, or willingness to quickly develop this knowledge
  • Integrity and discretion when handling sensitive information
  • Familiarity with data protection and privacy principles (e.g. UK GDPR)
  • A proactive and collaborative mindset, eager to contribute to a high-trust environment
  • Prior experience in a vetting, HR compliance, or security administration role is desirable but not essential
Job Responsibility
Job Responsibility
  • Coordinating personnel vetting processes in line with client requirements and government security frameworks (e.g. BPSS, SC, DV)
  • Managing and maintaining accurate records for clearance applications and renewals
  • Liaising with candidates, internal stakeholders, and government agencies to support timely and compliant clearance submissions
  • Supporting the resolution of vetting issues or delays, escalating where necessary
  • Ensuring data protection and confidentiality are upheld across all vetting activity
  • Contributing to process improvement and ensuring compliance with audit and policy standards
  • Producing reports and maintaining vetting dashboards to monitor and track progress
Read More
Arrow Right