CrawlJobs Logo
SCALINX Logo SCALINX · IT - Software Development

Digital Verification Engineer

France, Paris-Caen-Grenoble · Job Posted April 23, 2026
Apply Position
Job Link Share

Job Description

SCALINX’s Digital Verification team is seeking a dynamic and highly motivated Digital Verification Engineer who will actively participate to digital verifications, at both subsystems and SoC Top levels. In this role, the candidate will be particularly involved in the verification of the digital processing functions of the SCALINX ASICs, in close collaboration with engineers from other teams (Digital Design, Analog Designers, Software and Silicon Validation)

Job Responsibility

  • Write Subsystems and Top-Level verification plans, to meet ASIC Functional Requirements
  • Implement Verification Methodologies and participate to Flow improvements
  • Develop Subsystems and Top Level testbenches and self-checking testcases
  • Implement RTL and GLS (Gate Level Simulations) regressions, including coverage metrics
  • Support the Analog design team in mixed-signal simulations
  • Support the Software team activities, including on the Emulation platform
  • Support the Silicon Validation team for the evaluation of the manufactured SoC
  • Work in team to successfully verify state-of-the-art SoCs
  • Participate to the test procedures following company QA policy

Requirements

  • MSc or PhD in Electrical Engineering or equivalent
  • 3+ years of hands-on experience in Digital Verification
  • solid background in digital electronics and signal processing
  • solid knowledge in System Verilog and/or UVM testbenches development
  • solid knowledge in scripting languages such as Python, Tcl, Makefile, etc.
  • team player with a critical attitude and sense of initiative
  • good analytical and problem-solving skills
  • fluent in English (oral and written)

Nice to have

  • UVM methodology
  • AMBA busses verification (APB, AXI, AHB)
  • CPU verification (ARM, RISC V) and C-oriented testing
  • Verification of Interfaces such as PCIe, Ethernet, or DRAM
  • Verification of digital functions for as ADC, DAC and/or RF transceivers
SCALINX - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Digital Verification Engineer

8 matching positions

Digital Verification Engineer

SCALINX’s Digital Verification team is seeking a dynamic and highly motivated Di...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • at least 3 years of hands-on experience in Digital Verification
  • a solid background in digital electronics and signal processing
  • a solid knowledge in System Verilog language for Verification
  • a solid knowledge in Python, including Object Oriented Programming
  • a solid knowledge in scripting languages such as Tcl, Makefile, etc.
  • Team player with a critical attitude and sense of initiative
  • Good analytical and problem-solving skills
  • Fluent in English (oral and written)
Job Responsibility
Job Responsibility
  • Write Subsystems and Top-Level verification plans, to meet ASIC Functional Requirements
  • Implement Verification Methodologies and participate to Flow improvements
  • Develop Subsystems and Top Level testbenches and self-checking testcases
  • Implement RTL and GLS (Gate Level Simulations) regressions, including coverage metrics
  • Support the Software team activities, including on the Emulation platform
  • Support the Silicon Validation team for the evaluation of the manufactured SoC
  • Work in team to successfully verify state-of-the-art SoCs
  • Fulltime
Read More
Arrow Right

Digital Functional Verification Engineer

This is an opportunity for engineering students to complete their professional p...
Location
Location
Costa Rica , Alajuela
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Must be pursuing a BS degree in Electrical Engineering, Computer Engineering, or a related field
  • Advanced in the study plan and required to be enrolled in a professional practice
  • English Proficient
  • 6 months of experience in: Programming Skills
  • Verilog/System Verilog
  • Simulation tools (e.g., Xcelium, ModelSim, Vivado)
  • Programming skills
  • Simulations tools
  • Scripting (e.g., Python, Bash, Tcl)
Job Responsibility
Job Responsibility
  • Work with FPGA verification team
  • Responsible for System Verilog and UVM based tests development
  • Running functional simulations
  • Debugging RTL
  • Ensuring functional correctness of FPGA designs
  • Work under the technical supervision of a Verification Lead
Read More
Arrow Right

Sr. Software Verification Engineer

Location
Location
United States , North Reading
Salary
Salary:
105300.00 - 168500.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience
  • 7+ years of hands-on experience in Field Applications Engineering, Test Engineering, or Customer Support roles
  • 7+ years of hands-on experience in ATE-based test environments
  • Strong experience with Teradyne test systems (UltraFLEX / UltraFLEXplus preferred)
  • Strong experience with IG-XL software and test program debug
  • Solid understanding of digital, mixed-signal, or SoC test methodologies
  • Solid understanding of hardware-software interaction in tester environments
  • Experience supporting customer qualification and production test environments
  • Exposure to pre-silicon / post-silicon validation flows
  • Familiarity with diagnostics, automation, and regression testing
Job Responsibility
Job Responsibility
  • Serve as the primary technical contact for customers on ATE systems, test methodologies, and IG-XL software
  • Support customer escalations, root-cause analysis, and resolution of complex system, hardware, and software issues
  • Provide on-site and remote support during customer bring-up, qualification, and production ramp phases
  • Guide customers on best practices for tester configuration, test program deployment, and release adoption
  • Support new product introductions (NPI) and customer qualifications on CTD platforms
  • Assist customers with test strategy definition, debug workflows, and performance optimization
  • Collaborate with customers on custom test flows, diagnostics, and automation solutions
  • Validate and support software releases, patches, and feature rollouts in customer environments
What we offer
What we offer
  • Medical
  • Dental
  • Vision
  • Flexible Spending Accounts
  • Retirement savings plans
  • Life and disability insurance
  • Paid vacation & holidays
  • Tuition assistance programs
  • Fulltime
Read More
Arrow Right

Asic/Fpga Design Verification Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , North Reading
Salary
Salary:
98700.00 - 157900.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3+ years of professional experience in digital logic verification or related roles
  • Experience with Cadence Xcelium or other industry-standard simulators
  • Strong experience with System Verilog and Universal Verification Methodology (UVM)
  • Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
  • Experience with RTL design using Verilog HDL
  • Familiarity with System Verilog assertion-based verification methodologies
  • Experience working within CI/CD development flows
Job Responsibility
Job Responsibility
  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments
  • perform debug
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate closely with logic designers
  • Communicate technical status and risks to the team leader
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • discretionary bonus(es) based on financial performance
  • Fulltime
Read More
Arrow Right

Asic/fpga Design Verification Engineer

Our Logic Design Engineering (LDE) team is seeking a Digital Logic Verification ...
Location
Location
United States , North Reading
Salary
Salary:
123100.00 - 196900.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of professional experience in digital logic verification or related roles
  • Experience with Cadence Xcelium or other industry‑standard simulators
  • Strong experience with System Verilog and Universal Verification Methodology (UVM)
  • Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
  • Experience with RTL design using Verilog HDL
  • Familiarity with System Verilog assertion‑based verification methodologies
  • Experience working within CI/CD development flows
Job Responsibility
Job Responsibility
  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments
  • perform debug
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate closely with logic designers
  • Communicate technical status and risks to the team leader
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Senior Quantum Analog Mixed-Signal Verification Engineer

At Microsoft Quantum, we aim to empower science and scientists to solve the worl...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations (ITAR) or Export Administration Regulations (EAR), the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their U.S. permanent residency or other protected status (e.g., under 8 U.S.C. § 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • Ability to leverage AI tools to drive innovation and efficiency (e.g., performance modeling and analysis, research gathering, day to day task automation).
  • Ability to work in an 'AI-first' environment using modern AI tools to accelerate discovery through hardware development.
Job Responsibility
Job Responsibility
  • Own and drive Analog Mixed-Signal (AMS) simulation of complex analog and digital blocks, including building analog block models, preparing and executing test plans, and supporting analog and AMS verification activities through tape-out
  • Integrate analog and digital blocks across multiple SoCs to create a system-wide simulation environment for system-level algorithm modeling
  • Coordinate with Analog Verification Engineers to run block-level and top-level analog and AMS simulations. Document results, present findings, drive design resolution, and provide status reports to track program metrics
  • Build behavioral models for part or all of the analog components to support AMS verification, and provide models for full-chip digital verification
  • Coordinate with internal team members and contractors, including screening and onboarding contractors as needed to complete deliverables
  • Establish standardized AMS verification and modeling methodology with peers
  • Other
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Principal Quantum Design Verification Engineer

At Microsoft Quantum, we aim to empower science and scientists to solve the worl...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 8+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • Citizenship & Citizenship Verification
  • Ability to leverage AI tools to drive innovation and efficiency
  • Ability to work in an 'AI-first' environment using modern AI tools to accelerate discovery through hardware development
Job Responsibility
Job Responsibility
  • Own verification environments and tests for IP and SoC designs, and validate designs in simulation with both pre- and post-layout Register-Transfer Level (RTL) and netlists
  • Coordinate the execution of contingent staff and external vendors to ensure verification deliverables meet specification and schedule
  • Set up and manage databases and flows for SoC and IP repositories
  • set up bug-tracking systems and log, track, manage, and close bugs and issues
  • drive milestone reviews and status reports
  • Create test plans for pre-silicon simulation verification across both digital and analog components, including the development of Analog Mixed-Signal (AMS) simulation models
  • Collaborate with the Design For Test (DFT) team to test DFT features
  • Align verification methodologies with wider teams and drive continuous improvement to Design Verification processes for at-scale execution
  • Collaborate effectively with architects, analog mixed-signal designers, verification engineers, and physical design, DFT, and other front-end design teams
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Senior Quantum Design Verification Engineer

At Microsoft, our mission is to empower every person and every organization on t...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • proof of citizenship or permanent residency
Job Responsibility
Job Responsibility
  • Define pre-silicon Simulation, post-silicon Validation/Characterization plans for SoC/ intellectual property (IP)
  • coordinate and drive individuals, contingent staff and external vendors towards creating a high-quality design
  • Own and create verification environments and tests for IP level and SoC level designs
  • validate designs in simulation with both pre and post layout RTL/netlists
  • Setup Databases, flows for SoC/IP repositories
  • Setup Bug-Tracking systems
  • Drive Milestone reviews, reports/status
  • Create testplans for pre-silicon simulation verification including for both digital and analog components
  • performing Analog Mixed Signal Simulation models
  • Collaborate with Design for Test (DFT) team to test DFT features
  • Fulltime
Read More
Arrow Right