CrawlJobs Logo

Digital Functional Verification Engineer

Costa Rica, Alajuela · Job Posted April 01, 2026
Apply Position
Job Link Share

Job Description

This is an opportunity for engineering students to complete their professional practice and gain hands on experience with our Costa Rica's engineering team. The digital functional verification intern will work with FPGA verification team and will be responsible for System Verilog and UVM based tests development, running functional simulations, debugging RTL and ensuring functional correctness of FPGA designs. Work under the technical supervision of a Verification Lead. This position is ideal for students pursuing Electrical Engineering, Computer Engineering, or a related discipline who are interested in digital design, verification methodologies, and complex FPGA-based systems.

Job Responsibility

  • Work with FPGA verification team
  • Responsible for System Verilog and UVM based tests development
  • Running functional simulations
  • Debugging RTL
  • Ensuring functional correctness of FPGA designs
  • Work under the technical supervision of a Verification Lead

Requirements

  • Must be pursuing a BS degree in Electrical Engineering, Computer Engineering, or a related field
  • Advanced in the study plan and required to be enrolled in a professional practice
  • English Proficient
  • 6 months of experience in: Programming Skills
  • Verilog/System Verilog
  • Simulation tools (e.g., Xcelium, ModelSim, Vivado)
  • Programming skills
  • Simulations tools
  • Scripting (e.g., Python, Bash, Tcl)

Nice to have

  • Familiarity with FPGA verification flow
  • Familiarity with Digital Functional Verification Methodology (e.g. UVM)
  • Familiarity with version control system (e.g., GIT, clearcase)
  • Knowledge of Industry Standard Protocols (e.g., PCIe, AXI, Ethernet)
  • Great communication skills
  • Proactiveness
  • Problem solving skills

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Digital Functional Verification Engineer

8 matching positions

Digital Verification Engineer

Sandia National Laboratories is seeking a Digital Verification Engineer (R&D Ele...
Location
Location
United States , Albuquerque; Livermore; Other
Salary
Salary:
Not provided
sandia.gov Logo
Sandia National Laboratories
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A Bachelor's degree in a relevant discipline, or an equivalent combination of directly relevant education and engineering or scientific experience that demonstrates the knowledge, skills, and ability to perform independent research and development
  • Ability to obtain and maintain a DOE Q-level security clearance
Job Responsibility
Job Responsibility
  • Translate digital design requirements at various development stages into precise, unambiguous checks against the implementation
  • Adapt diverse requirements including functionality, safety, and information protection into SystemVerilog Assertions (SVA) for verification
  • Evaluate trade-offs in formal analysis complexity to ensure verification tasks remain tractable and efficient
  • Collaborate closely with designers, system engineers, and other verification specialists to deploy systems that are verifiably correct
  • Produce clear, concise, and well-documented archival reports detailing verification activities and results
  • Present verification findings at technical reviews to peers and customers
  • Continuously learn and apply new formal verification techniques and methodologies
What we offer
What we offer
  • Challenging work with amazing impact that contributes to security, peace, and freedom worldwide
  • Extraordinary co-workers
  • Some of the best tools, equipment, and research facilities in the world
  • Career advancement and enrichment opportunities
  • Flexible work arrangements for many positions include 9/80 (work 80 hours every two weeks, with every other Friday off) and 4/10 (work 4 ten-hour days each week) compressed workweeks, part-time work, and telecommuting (a mix of onsite work and working from home)
  • Generous vacation, strong medical and other benefits, competitive 401k, learning opportunities, relocation assistance and amenities aimed at creating a solid work/life balance
  • Fulltime
Read More
Arrow Right

Digital Verification Engineer

SCALINX’s Digital Verification team is seeking a dynamic and highly motivated Di...
Location
Location
France , Paris-Caen-Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • 3+ years of hands-on experience in Digital Verification
  • solid background in digital electronics and signal processing
  • solid knowledge in System Verilog and/or UVM testbenches development
  • solid knowledge in scripting languages such as Python, Tcl, Makefile, etc.
  • team player with a critical attitude and sense of initiative
  • good analytical and problem-solving skills
  • fluent in English (oral and written)
Job Responsibility
Job Responsibility
  • Write Subsystems and Top-Level verification plans, to meet ASIC Functional Requirements
  • Implement Verification Methodologies and participate to Flow improvements
  • Develop Subsystems and Top Level testbenches and self-checking testcases
  • Implement RTL and GLS (Gate Level Simulations) regressions, including coverage metrics
  • Support the Analog design team in mixed-signal simulations
  • Support the Software team activities, including on the Emulation platform
  • Support the Silicon Validation team for the evaluation of the manufactured SoC
  • Work in team to successfully verify state-of-the-art SoCs
  • Participate to the test procedures following company QA policy
  • Fulltime
Read More
Arrow Right

Digital Verification Engineer

SCALINX’s Digital Verification team is seeking a dynamic and highly motivated Di...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • at least 3 years of hands-on experience in Digital Verification
  • a solid background in digital electronics and signal processing
  • a solid knowledge in System Verilog language for Verification
  • a solid knowledge in Python, including Object Oriented Programming
  • a solid knowledge in scripting languages such as Tcl, Makefile, etc.
  • Team player with a critical attitude and sense of initiative
  • Good analytical and problem-solving skills
  • Fluent in English (oral and written)
Job Responsibility
Job Responsibility
  • Write Subsystems and Top-Level verification plans, to meet ASIC Functional Requirements
  • Implement Verification Methodologies and participate to Flow improvements
  • Develop Subsystems and Top Level testbenches and self-checking testcases
  • Implement RTL and GLS (Gate Level Simulations) regressions, including coverage metrics
  • Support the Software team activities, including on the Emulation platform
  • Support the Silicon Validation team for the evaluation of the manufactured SoC
  • Work in team to successfully verify state-of-the-art SoCs
  • Fulltime
Read More
Arrow Right

Staff Design Verification Engineer

AMD is looking for an experienced Design Verification Engineer willing to take o...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in Electronics/Computer/Electrical Engineering
  • 7+ years of relevant DV experience
  • Expert in SystemVerilog, UVM
  • Proficient in object-oriented programming, scripting (Ruby, Python, Perl), and low-level programming languages
  • Experience with Low Power verification techniques and UPF flow
  • PC System Architecture: PCI Express, SATA, USB, Ethernet, HyperTransport, DDR
  • Excellent knowledge of standard bus/interface protocols (i.e., AXI, AHB, AMBA, OCP, PIPE)
  • Exposure to AI implementation to improve verification flows
  • Experience with simulation profiling, efficiency improvements, acceleration, HLS tools/process
  • Must be a self-starter, and able to drive independently and efficiently challenge time-critical tasks to on-time completion
Job Responsibility
Job Responsibility
  • Work on functional or Power verification execution from test plan to verification signoff
  • Collaborate with architects and designers to understand the IP features
  • Write/Implement/Review Test Plans
  • Verification of critical high speed digital designs using both coverage driven random and directed testing techniques as well as Formal verification
  • Own some or all aspects of the Verification flow from initial test planning to coverage convergence and sign-off closure for one or more features and aspects of SubSystem level IP interoperability
  • Build testbench components and develop test and sequence libraries, by applying Objected Oriented Programming Verification techniques following UVM methodology
  • Conduct and participate in Code Reviews
  • Technical leadership, including block ownership from start to finish and verification sign-off
  • Fulltime
Read More
Arrow Right

Asic/Fpga Design Verification Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , North Reading
Salary
Salary:
98700.00 - 157900.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3+ years of professional experience in digital logic verification or related roles
  • Experience with Cadence Xcelium or other industry-standard simulators
  • Strong experience with System Verilog and Universal Verification Methodology (UVM)
  • Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
  • Experience with RTL design using Verilog HDL
  • Familiarity with System Verilog assertion-based verification methodologies
  • Experience working within CI/CD development flows
Job Responsibility
Job Responsibility
  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments
  • perform debug
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate closely with logic designers
  • Communicate technical status and risks to the team leader
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • discretionary bonus(es) based on financial performance
  • Fulltime
Read More
Arrow Right

Asic/fpga Design Verification Engineer

Our Logic Design Engineering (LDE) team is seeking a Digital Logic Verification ...
Location
Location
United States , North Reading
Salary
Salary:
123100.00 - 196900.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of professional experience in digital logic verification or related roles
  • Experience with Cadence Xcelium or other industry‑standard simulators
  • Strong experience with System Verilog and Universal Verification Methodology (UVM)
  • Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
  • Experience with RTL design using Verilog HDL
  • Familiarity with System Verilog assertion‑based verification methodologies
  • Experience working within CI/CD development flows
Job Responsibility
Job Responsibility
  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments
  • perform debug
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate closely with logic designers
  • Communicate technical status and risks to the team leader
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Design Verification Engineer

Our partner develops next gen AI accelerators at the intersection of semiconduct...
Location
Location
Cyprus
Salary
Salary:
Not provided
noveogroup.com Logo
Noveo
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4+ years of SystemVerilog (verification) experience
  • Hands-on UVM (testbenches, agents, scoreboards, coverage)
  • ASIC/SoC verification (block and/or system level)
  • Strong in: constrained random
  • assertions (SVA)
  • functional coverage
  • Experience with simulators: Cadence Design Systems (Xcelium) / Synopsys (VCS) / Siemens EDA (Questa)
  • RTL / testbench debugging
  • Solid digital design & CPU basics
  • Fluent English (Upper-intermediate and above)
Job Responsibility
Job Responsibility
  • Contributing to a next-generation AI accelerator at the intersection of electronics and photonics, including verification of novel architectures with high ambiguity
  • Building verification environments from scratch for mixed-signal ASICs, ensuring timing-accurate behavior (netlist + SDF), performing system-level verification of PCIe and RISC-V subsystems, and shaping verification strategy while debugging complex system-level scenarios in a startup environment
What we offer
What we offer
  • Paid vacations (24 working days/year) and sick leave
  • Stable long-term workload (8 hours per day, 40 hours per week), flexible working hours, fully remote
  • Working on exciting projects in international team of professionals
  • Opportunities for learning and practicing new technologies
  • internal training
  • Participating in inner meetups and permanent experience exchange with colleagues
  • Well-defined development processes and methodologies
  • Partial reimbursement of medical fees, massage or sports
  • Fulltime
Read More
Arrow Right

Digital Engineer

Are you ready to take your career to the next level? We are seeking a proactive ...
Location
Location
United States , Chantilly
Salary
Salary:
85641.08 - 205794.23 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS 5-7 Years, MS 3-5, PhD 0-2
  • Bachelor’s or Master’s degree in Systems Engineering, Software Engineering, or a related field
  • Ability to obtain and maintain a Secret Clearance
  • Hands-on experience developing and executing Digital Engineering strategies for DoD customers
  • Strong understanding and experience with Authoritative Source of Truth (ASoT) tools and their integration into model-based environments
  • Experience using digital thread middleware tools such as Syndeia, SBE Vision, eQube, Modelcenter, Minerva, or similar platforms to integrate and manage data across the digital engineering ecosystem
  • Demonstrated ability to take ownership of tasking and deliver results quickly, working directly with customers and teams to generate necessary digital artifacts
  • Proficiency in MBSE tools and methodologies such as SysML, Cameo, Rhapsody, or similar platforms
  • Familiarity with systems engineering principles, digital twin concepts, and data management in defense applications
Job Responsibility
Job Responsibility
  • Develop and implement comprehensive Digital Engineering strategies to support DoD and/or Commercial customer initiatives
  • Take ownership of assigned tasks, working collaboratively with customers to quickly and effectively generate digital artifacts for broader team reviews
  • Lead the integration of Authoritative Source of Truth (ASoT) tools into customers' model-based environments, ensuring smooth and efficient data flow
  • Plan and execute software verification activities within a model-based environment, utilizing MBSE tools to ensure compliance and traceability
  • Navigate complex Digital Engineering challenges and avoid common obstacles by maintaining a strong focus on progress and timely artifact generation, ensuring momentum is sustained without excessive deliberation
  • Collaborate with cross-functional teams, including systems engineers, software developers, and project managers, to ensure alignment and progress in digital engineering initiatives
  • Serve as a subject matter expert in MBSE, guiding both internal and customer teams on best practices and emerging technologies
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs as well as other optional benefit elections
  • Fulltime
Read More
Arrow Right