CrawlJobs Logo

Digital Functional Verification Engineer

teradyne.com Logo

Teradyne

Location Icon

Location:
Costa Rica , Alajuela

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

This is an opportunity for engineering students to complete their professional practice and gain hands on experience with our Costa Rica's engineering team. The digital functional verification intern will work with FPGA verification team and will be responsible for System Verilog and UVM based tests development, running functional simulations, debugging RTL and ensuring functional correctness of FPGA designs. Work under the technical supervision of a Verification Lead. This position is ideal for students pursuing Electrical Engineering, Computer Engineering, or a related discipline who are interested in digital design, verification methodologies, and complex FPGA-based systems.

Job Responsibility:

  • Work with FPGA verification team
  • Responsible for System Verilog and UVM based tests development
  • Running functional simulations
  • Debugging RTL
  • Ensuring functional correctness of FPGA designs
  • Work under the technical supervision of a Verification Lead

Requirements:

  • Must be pursuing a BS degree in Electrical Engineering, Computer Engineering, or a related field
  • Advanced in the study plan and required to be enrolled in a professional practice
  • English Proficient
  • 6 months of experience in: Programming Skills
  • Verilog/System Verilog
  • Simulation tools (e.g., Xcelium, ModelSim, Vivado)
  • Programming skills
  • Simulations tools
  • Scripting (e.g., Python, Bash, Tcl)

Nice to have:

  • Familiarity with FPGA verification flow
  • Familiarity with Digital Functional Verification Methodology (e.g. UVM)
  • Familiarity with version control system (e.g., GIT, clearcase)
  • Knowledge of Industry Standard Protocols (e.g., PCIe, AXI, Ethernet)
  • Great communication skills
  • Proactiveness
  • Problem solving skills

Additional Information:

Job Posted:
April 01, 2026

Job Link Share:
PREMIUM
More languages and countries
+ Unlock 31694 hidden job offers
Languages
English Čeština Deutsch Ελληνικά Español Français +15
Countries
United States United Kingdom India Canada Australia +
See plans
Plans from $2.99 / month

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Digital Functional Verification Engineer

Building Controls Software Verification Engineer

This is a career-defining opportunity to play a crucial role in a hyper-scale AI...
Location
Location
United States , Salt Lake City
Salary
Salary:
Not provided
passivelogic.com Logo
PassiveLogic
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven experience: You’ve done mathematical modeling and numerical methods/analysis using tools such as Modelica, MATLAB, Mathcad, Maple, Python, etc.
  • Exceptional communication skills: Skilled in documenting and managing technical efforts cross functionally while maintaining connection with the wider team
  • Organized and strategic work style: Demonstrated ability to drive crossfunctional projects involving many people.
  • Collaborative mindset: You know engineering is a team sport — and that the best systems happen when sharp people think together.
  • Adaptability: Comfortable in a fast-paced startup environment, eager to learn, iterate, and innovate.
  • Problem solving: You own this role. When issues arise, be the empowered force that solves them.
Job Responsibility
Job Responsibility
  • Run building control verification pipelines: Intake new buildings and run them through our control verification pipeline
  • Manage large simulation datasets: Simulations produce a lot of data, and you’ll help us make sense of it.
  • Communicate and drive results: Help our controls and digital twins teams interpret the results and drive improvements/fixes
What we offer
What we offer
  • Competitive compensation
  • Generous equity share package
  • Medical, dental and vision coverage
  • Disability and life Insurance options
  • Flex PTO
  • Team-building events
  • Free catered lunch in the office Monday — Friday
  • Free ski pass (We are at the base of Big Cottonwood Canyon)
  • Free National Park pass
  • Onsite Gym
Read More
Arrow Right

Building Controls Software Verification Engineer

This is a career-defining opportunity to play a crucial role in a hyper-scale AI...
Location
Location
United States , Salt Lake City
Salary
Salary:
Not provided
passivelogic.com Logo
PassiveLogic
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven experience: You’ve done mathematical modeling and numerical methods/analysis using tools such as Modelica, MATLAB, Mathcad, Maple, Python, etc.
  • Exceptional communication skills: Skilled in documenting and managing technical efforts cross functionally while maintaining connection with the wider team
  • Organized and strategic work style: Demonstrated ability to drive crossfunctional projects involving many people.
  • Collaborative mindset: You know engineering is a team sport — and that the best systems happen when sharp people think together.
  • Adaptability: Comfortable in a fast-paced startup environment, eager to learn, iterate, and innovate.
  • Problem solving: You own this role. When issues arise, be the empowered force that solves them.
  • Building systems knowledge: Know fundamentals of building energy and/or HVAC systems
  • Database knowledge: Experience working with relational database software such as PostgreSQL, and MySQL
  • Data visualization knowledge: Experience with building data visualizations (dashboards, summarizing test results)
Job Responsibility
Job Responsibility
  • Run building control verification pipelines: Intake new buildings and run them through our control verification pipeline
  • Manage large simulation datasets: Simulations produce a lot of data, and you’ll help us make sense of it.
  • Communicate and drive results: Help our controls and digital twins teams interpret the results and drive improvements/fixes
What we offer
What we offer
  • Competitive compensation
  • Generous equity share package
  • Medical, dental and vision coverage
  • Disability and life Insurance options
  • Flex PTO
  • Team-building events
  • Free catered lunch in the office Monday — Friday
  • Free ski pass (We are at the base of Big Cottonwood Canyon)
  • Free National Park pass
  • Onsite Gym
Read More
Arrow Right

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Asic digital design engineer

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Ability to get a security clearance
  • Solid technical understanding of FPGA or ASIC product development
  • Experience with SystemVerilog, VHDL, and Test-Driven Development principles
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
  • A willingness to roll up one’s sleeves to get the job done
Job Responsibility
Job Responsibility
  • Collaborate with team leaders to explore and clearly identify real problems and solutions
  • Refine and improve the microarchitecture of Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Use high-quality design methods and processes to achieve excellent results
  • Work with other top-notch ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Senior/Principal ASIC Digital Design Engineer

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
  • A willingness to roll up one’s sleeves to get the job done
Job Responsibility
Job Responsibility
  • Collaborate with team leaders to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 years of experience in digital ASIC/SOC design verification
  • 4 to 5 years manager experiences on ASIC/SOC design and verification
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Strong system and software engineering background
  • Strong communications skills
  • Strong analytic and problem-solving skills
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talents
  • Lead team, meet schedule commitments and provide strong support to various SoC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right

Requirements And Interface System Engineer

This candidate will provide systems engineering and integration support to the S...
Location
Location
United States , Huntsville
Salary
Salary:
Not provided
amentum.com Logo
Amentum
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Ability to function in a self-directed dynamic work environment as an effective team member, willing to assume a leadership role in the HLS systems engineering effort
  • Education and/or experience in systems engineering principles and practices, including requirements, verification strategies, and verification planning
  • Familiarity with working across organizational boundaries and engineering disciplines to facilitate and execute program systems engineering tasks and resolve systems integration issues
  • Familiarity with Systems Engineering policies and procedures related to verification and experience with using tools/systems to manage verification compliance data
  • Familiarity with developing and delivering briefings, with strong oral, written, and customer relation skills, and proficiency using Microsoft Office Suite (Word, Excel, PowerPoint, and Outlook)
  • Education and/or experience with Digital Engineering tools, such as: DOORS Next Generation, Jira, MagicDraw, or similar tools
  • Provide proof of US citizenship and STAR ID
  • A degree in Aerospace, Mechanical or Systems Engineering or related field is required
  • Typically, educational requirements are the equivalent of a BS degree with 5+ years of relevant experience in systems engineering and integration, launch vehicle definition, functional design, design integration, launch vehicle performance analyses, flight evaluation planning, requirement verification, and/or requirement validation
Job Responsibility
Job Responsibility
  • Support development of HLS requirements and verification products and ensure compliance with these requirements during development, testing and evaluation of HLS sub-elements
  • Provide technical integration with other engineering disciplines, the HLS Program, and cross-program elements, including risk-based insight/oversight through assessment of requirements and verification activities
  • Support the HLS Lead Systems Engineer (LSE) and Engineering Discipline Lead Engineers (EDLEs) to evaluate prime contractor deliverables, including assessments of element Detailed Verification Objectives and verification of allocated end item specification requirements
  • Support for performing systems engineering tasks and assessments to support the HLS Program through reviews, meetings, working groups, trade studies and development of key systems engineering products to support program milestones
  • Support for developing integrated schedules and other tracking mechanisms to manage the work and identify risks and opportunities
  • Support for implementing Digital Engineering best practices, approaches, techniques, and tools
  • Communicate technical issues, risks, best practices and lessons-learned related to products, technical positions, requirement management, and V&V practices and develop integrated schedules and other tracking mechanisms to manage systems engineering tasks
  • Identify, describe, and communicate potential risks related to the products, processes and interactions in the systems engineering processes and document them in the NASA Risk Management System
What we offer
What we offer
  • wellness programs
  • paid holidays
  • paid time off
  • employee perks
  • option for flexible schedules
  • Fulltime
Read More
Arrow Right

Digital Engineer

Are you ready to take your career to the next level? We are seeking a proactive ...
Location
Location
United States , Chantilly
Salary
Salary:
85641.08 - 205794.23 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS 5-7 Years, MS 3-5, PhD 0-2
  • Bachelor’s or Master’s degree in Systems Engineering, Software Engineering, or a related field
  • Ability to obtain and maintain a Secret Clearance
  • Hands-on experience developing and executing Digital Engineering strategies for DoD customers
  • Strong understanding and experience with Authoritative Source of Truth (ASoT) tools and their integration into model-based environments
  • Experience using digital thread middleware tools such as Syndeia, SBE Vision, eQube, Modelcenter, Minerva, or similar platforms to integrate and manage data across the digital engineering ecosystem
  • Demonstrated ability to take ownership of tasking and deliver results quickly, working directly with customers and teams to generate necessary digital artifacts
  • Proficiency in MBSE tools and methodologies such as SysML, Cameo, Rhapsody, or similar platforms
  • Familiarity with systems engineering principles, digital twin concepts, and data management in defense applications
Job Responsibility
Job Responsibility
  • Develop and implement comprehensive Digital Engineering strategies to support DoD and/or Commercial customer initiatives
  • Take ownership of assigned tasks, working collaboratively with customers to quickly and effectively generate digital artifacts for broader team reviews
  • Lead the integration of Authoritative Source of Truth (ASoT) tools into customers' model-based environments, ensuring smooth and efficient data flow
  • Plan and execute software verification activities within a model-based environment, utilizing MBSE tools to ensure compliance and traceability
  • Navigate complex Digital Engineering challenges and avoid common obstacles by maintaining a strong focus on progress and timely artifact generation, ensuring momentum is sustained without excessive deliberation
  • Collaborate with cross-functional teams, including systems engineers, software developers, and project managers, to ensure alignment and progress in digital engineering initiatives
  • Serve as a subject matter expert in MBSE, guiding both internal and customer teams on best practices and emerging technologies
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs as well as other optional benefit elections
  • Fulltime
Read More
Arrow Right