CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Design Verification Lead

Serbia, Belgrade · Job Posted April 16, 2026
Apply Position
Job Link Share

Job Description

The CIT team is a dynamic and innovative team dedicated to pushing the boundaries of hardware development. We are seeking skilled and motivated verification engineers to join our growing team and to contribute to the success of cutting-edge IPs. We are currently looking for an experienced ASIC Design Verification engineer who will be involved in all aspects of design verification activities, using the latest methodologies with the help of automation, keeping power and performance in mind. The candidate will utilize/develop a variety of verification components, using the latest verification methodologies to achieve an excellent RTL/Firmware design quality.

Job Responsibility

  • Closely work with architects and designers to develop verification strategies and execution plans
  • Participate in the verification of complex IP blocks, take end to end ownership of key features for all projects
  • Work on test plans, test case development, testbench enhancement, regression, and coverage closure
  • Deploying industry-leading verification methodologies, such as UVM and Formal Verification
  • Developing testbenches and verification components such as UVCs, models, BFMs, and re-usable verification environments
  • Writing, modifying, and maintaining constraint-random and directed test cases and libraries in System Verilog/UVM
  • Analyzing functional, code, and test plan coverage
  • Implementing assertions, checkers, and monitors
  • Triaging and debugging regressions
  • Reproducing functional bugs found in silicon, in simulation and/or Formal Verification tools
  • Conducting and participating in code reviews

Requirements

  • Extensive hardware verification experience
  • Must be proficient in Verilog, System Verilog, UVM, and working in Linux and Windows environments
  • Must have ASIC design knowledge and be able to debug Verilog RTL code using simulation tools
  • Must have excellent programming skills
  • Must have exposure to Makefile and other scripting languages like Perl, Python and Ruby
  • Electrical Engineering or Computer Engineering education
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Design Verification Lead

8 matching positions

Rtl Design Lead - Ip Design

As a member of the Computing and Graphics Group, you will help bring to life cut...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8-12 years full-time experience in IP hardware design
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Experience with embedded processors and data fabric architectures (NoC)
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Perform quality checks (lint, CDC, and power rule checks) of power-gated digital designs
  • Work collaboratively with other members of the IP team to support design verification, implementation (synthesis, constraints, static timing analysis), and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
142800.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • successful candidate will be required to provide either proof of their country of citizenship or proof of their US residency or other protected status
  • successful candidate's citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Own the development of C and C++ based test content at the subsystem and SoC levels
  • Build and maintain the C test infrastructure that the broader team relies on
  • Own the pre-silicon verification strategy and execution for one or more security IP blocks and subsystems
  • Architect and extend SystemVerilog and UVM environments that host C-based stimulus
  • Drive coverage signoff across functional, code, and power-aware coverage
  • Act as verification lead and technical point of contact for customer and partner teams
  • Mentor and guide less experienced engineers
  • Improve verification efficiency by building reference and prediction models, automation, and debug tooling in Python and other scripting languages
What we offer
What we offer
  • Benefits and other compensation
  • Fulltime
Read More
Arrow Right

Design Verification Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great prod...
Location
Location
Canada , Vancouver
Salary
Salary:
105600.00 - 158400.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Masters or bachelor in electrical or computer engineering
Job Responsibility
Job Responsibility
  • Writing/Implementing/Reviewing Test Plans
  • Developing Testbenches and Verification Components such as UVCs
  • models
  • BFMs
  • and Re-usable Verification Environments
  • Writing
  • Modifying
  • and Maintaining Random and Directed Test Cases and Libraries in System Verilog/UVM
  • Analyzing Functional and Code Coverage
  • Implementing Assertions
  • Fulltime
Read More
Arrow Right

DDR Lead Verification Engineer

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging RTL code using simulation tools
  • Experience with memory controllers, dfi, dram memory models(ddr4/5, lpddr4/5, hbm, NVDIMM) and/or ddr phys is added advantage
  • ASIC design verification experience with 7+Years
  • Hands on experience in developing complex UVC
  • Good debugging skill and good knowledge of verification tool and methodology
  • Hands on experience with coverage planning, coding, and coverage closure
  • Should have worked on developing testplan at module level/IP level /Chip-level project
  • Mentoring Juniors and ensuring that the team achieves technical goals with high quality
  • Scripting language experience: Perl, Ruby, Makefile, shell preferred
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Fulltime
Read More
Arrow Right

Design Verification Engineer - Machine Learning Accelerators

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
  • 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Track record of 'first-pass success' in ASIC development cycles
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Job Responsibility
Job Responsibility
  • Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP's optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
  • Define, track, and lead the execution of detailed test plans for the different modules and top levels
  • Implement scalable test benches including checkers, reference models, assertions in System Verilog
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
  • Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Verification Engineer

As a Principal Engineer - ASIC verification in the Data Processing Unit team you...
Location
Location
United States , Santa Clara
Salary
Salary:
142800.00 - 304200.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • As a Principal Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter
  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform pre-silicon SoC verification, post-silicon validation by defining testing strategies
  • Work with cross functional teams, architecture, design, verification, partner teams for project execution and influence next generation designs
  • Develop test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues
  • Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals
  • Actively participate in chip bring up and write test firmware to support various teams
  • Innovate to improve validation efficiency through methodologies and tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Senior Lead Verification Engineer (Leadership role)

The Infinity Fabric transport layer verification team is looking for an experien...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP or Sub-system level ASIC verification
  • Architected and developed complex verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Exposure to RTL design, software development, formal verification, or other related domains
  • Experience in UVM TestBench Development for complex designs preferred
  • 15+ years of industry experience is preferred
  • Bachelor’s or master’s degree in Electronics or Electrical or Computer engineering
Job Responsibility
Job Responsibility
  • Develop and enhance System Verilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects
  • Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture
  • Understand TestBench Architecture and develop expertise in TestBench Verification Components
  • Mentor junior engineers
Read More
Arrow Right

Vlsi Design Verification Manager - Slingshot Asic Team

Hewlett Packard Enterprise is seeking a VLSI Design Verification Manager to lead...
Location
Location
United States , Ft. Collins
Salary
Salary:
142000.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
  • Typically 10+ years of experience in VLSI design verification, with strong hands-on background in pre-silicon DV
  • Strong understanding of SystemVerilog and UVM-based verification methodologies
  • Demonstrated technical leadership in design verification
  • Ability to lead engineers through influence, technical credibility, mentorship, and clear communication
  • Experience with verification planning, coverage-driven verification, regression management, and sign-off readiness
  • Proficiency with DV workflows using industry EDA simulation tools
  • Strong analytical and problem-solving skills
  • Excellent written and verbal communication skills
  • Ability to operate effectively in a multi-site, cross-functional engineering environment
Job Responsibility
Job Responsibility
  • Provide leadership and direction for a team responsible for all phases of pre-silicon design verification, including verification planning, testbench development, coverage closure, regression management, and sign-off reviews
  • Define, own, and evolve design verification methodology, ensuring consistent, high-quality verification practices across block, subsystem, and full-chip scopes
  • Ensure development of robust SystemVerilog/UVM-based environments, including stimulus, scoreboards, checkers, assertions, and functional coverage
  • Drive regression health, failure triage, root-cause isolation, and closure of design issues in close collaboration with logic design and architecture teams
  • Manage project deliverables, schedules, and staffing to meet program milestones and quality goals
  • Recruit, mentor, and develop engineers
  • set performance expectations and support career growth across junior through senior levels
  • Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows
  • Communicate verification status, risks, and readiness clearly to management and cross-functional partners
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right