CrawlJobs Logo
Etched Logo Etched · IT - Software Development

Design Verification Engineer - SoC

United States, San Jose 150000.00 - 275000.00 USD / Year · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

We are seeking a Design Verification Engineer to join our Systems/Performance Verification team. You will ensure the custom IPs powering Sohu — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack.

Job Responsibility

  • Work closely with architects and RTL designers on verifying the performance features of the design and correlating with performance models (both pre-silicon and post-silicon)
  • Work closely with software and application developers on identifying performance bottlenecks and tuning the software
  • Develop test plans and test infrastructure/tools for performance tuning, correlation, and verification
  • Improve and maintain the architectural performance models
  • Develop tests in SystemVerilog, Python, or vectors to debug and correlate the RTL and performance model
  • Develop SystemVerilog or Python-based checkers for verifying the performance features
  • Develop coverage monitors and analyze coverage to ensure all performance features are covered
  • Debug performance issues and conduct performance tuning on silicon
  • Drive end-to-end performance tuning, ensuring optimal hardware utilization, software efficiency, and architectural alignment across the ASIC design lifecycle

Requirements

  • ASIC/SoC Design & Verification Experience
  • Strong understanding of digital design, RTL, and ASIC design flows
  • Hands-on experience with performance verification, simulation, and modeling
  • SystemVerilog & Python Expertise
  • Comfortable developing checkers, coverage monitors, and testbenches in SystemVerilog
  • Skilled in writing Python scripts for automation, data analysis, and performance modeling
  • Architecture & Performance Modeling Knowledge
  • Experience building and maintaining performance models for chip subsystems
  • Understanding of memory hierarchies, pipelines, interconnects, and compute accelerators
  • Software Performance Profiling
  • Familiarity with performance bottleneck analysis, compiler optimizations, and workload tuning
  • Some exposure to kernel level performance metrics and profiling tools

What we offer

  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
Etched - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Design Verification Engineer - SoC

8 matching positions

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right
New

Principal Silicon Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
142800.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • successful candidate will be required to provide either proof of their country of citizenship or proof of their US residency or other protected status
  • successful candidate's citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Own the development of C and C++ based test content at the subsystem and SoC levels
  • Build and maintain the C test infrastructure that the broader team relies on
  • Own the pre-silicon verification strategy and execution for one or more security IP blocks and subsystems
  • Architect and extend SystemVerilog and UVM environments that host C-based stimulus
  • Drive coverage signoff across functional, code, and power-aware coverage
  • Act as verification lead and technical point of contact for customer and partner teams
  • Mentor and guide less experienced engineers
  • Improve verification efficiency by building reference and prediction models, automation, and debug tooling in Python and other scripting languages
What we offer
What we offer
  • Benefits and other compensation
  • Fulltime
Read More
Arrow Right
New

Staff Design Verification Engineer

AMD is looking for an experienced Design Verification Engineer willing to take o...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in Electronics/Computer/Electrical Engineering
  • 7+ years of relevant DV experience
  • Expert in SystemVerilog, UVM
  • Proficient in object-oriented programming, scripting (Ruby, Python, Perl), and low-level programming languages
  • Experience with Low Power verification techniques and UPF flow
  • PC System Architecture: PCI Express, SATA, USB, Ethernet, HyperTransport, DDR
  • Excellent knowledge of standard bus/interface protocols (i.e., AXI, AHB, AMBA, OCP, PIPE)
  • Exposure to AI implementation to improve verification flows
  • Experience with simulation profiling, efficiency improvements, acceleration, HLS tools/process
  • Must be a self-starter, and able to drive independently and efficiently challenge time-critical tasks to on-time completion
Job Responsibility
Job Responsibility
  • Work on functional or Power verification execution from test plan to verification signoff
  • Collaborate with architects and designers to understand the IP features
  • Write/Implement/Review Test Plans
  • Verification of critical high speed digital designs using both coverage driven random and directed testing techniques as well as Formal verification
  • Own some or all aspects of the Verification flow from initial test planning to coverage convergence and sign-off closure for one or more features and aspects of SubSystem level IP interoperability
  • Build testbench components and develop test and sequence libraries, by applying Objected Oriented Programming Verification techniques following UVM methodology
  • Conduct and participate in Code Reviews
  • Technical leadership, including block ownership from start to finish and verification sign-off
  • Fulltime
Read More
Arrow Right
New

ASIC Engineer, Design Verification

Meta's Infrastructure Silicon team is seeking a Staff ASIC Design Verification E...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Design Verification Engineer - Machine Learning Accelerators

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
  • 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Track record of 'first-pass success' in ASIC development cycles
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Job Responsibility
Job Responsibility
  • Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP's optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
  • Define, track, and lead the execution of detailed test plans for the different modules and top levels
  • Implement scalable test benches including checkers, reference models, assertions in System Verilog
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
  • Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Verification Engineer

As a Principal Engineer - ASIC verification in the Data Processing Unit team you...
Location
Location
United States , Santa Clara
Salary
Salary:
142800.00 - 304200.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • As a Principal Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter
  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform pre-silicon SoC verification, post-silicon validation by defining testing strategies
  • Work with cross functional teams, architecture, design, verification, partner teams for project execution and influence next generation designs
  • Develop test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues
  • Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals
  • Actively participate in chip bring up and write test firmware to support various teams
  • Innovate to improve validation efficiency through methodologies and tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Senior Design Verification Engineer – Security IP

WHAT YOU DO AT AMD CHANGES EVERYTHING. At AMD, our mission is to build great pro...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSc with a minimum of equivalent 5 years relevant experience
  • or MSc with a minimum of equivalent 3 years
  • or PhD in a directly related research area and a minimum of 1 year
  • A minimum of equivalent 10 years relevant experience if as advanced level team members
  • Proven understanding of MP subsystem and/or common hardware datapath accelerator architectures as well as deep knowledge of applicable state-of-art verification methodology and best practices, if as advanced level team members
  • Proficient in System Verilog, object oriented programming, and scripting (using Ruby, Perl, Python and Makefile)
  • Proven skills in creating UVC and other UVM components. Experience with C-DPI and Formal Verification techniques are valuable assets
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Proven experience with ASIC verification tools: simulation, debugging, linting, power aware simulation, etc.
  • Relevant design domain specific knowledge and technical leadership capability required for advanced level candidates
Job Responsibility
Job Responsibility
  • Develop and maintain block level IP and MP subsystem verification architecture, testbenches, test methodology and infrastructure
  • Develop and debug test plans using SystemVerilog/UVM constrained-random test methodology, C-DPI directed test methodology, formal proof verification methodology, and using object-oriented programming (OOP) techniques to implement/maintain testbenches and tests
  • Triage regressions, debug simulations, analyze coverage, work/resolve technical issues with design, verification and other teams to achieve verification closure
  • Participate in MP subsystem specification, influence IP micro-architecture development (design for verification aspect), design and execute reusable test methodology across individual MP subsystems
  • Debug and solve integration issues with SoC Integration and SoC DV teams
  • Provide technical leadership in verification methodology development and critical problem resolution if as advanced level team members
  • Provide project execution leadership in term of technical assignment ownership, technical mentorship, task planning through divide and conquer, task progress reporting and forecasting if as advanced level team members
  • Fulltime
Read More
Arrow Right

Principal Quantum Design Verification Engineer

At Microsoft Quantum, we aim to empower science and scientists to solve the worl...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 8+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • Citizenship & Citizenship Verification
  • Ability to leverage AI tools to drive innovation and efficiency
  • Ability to work in an 'AI-first' environment using modern AI tools to accelerate discovery through hardware development
Job Responsibility
Job Responsibility
  • Own verification environments and tests for IP and SoC designs, and validate designs in simulation with both pre- and post-layout Register-Transfer Level (RTL) and netlists
  • Coordinate the execution of contingent staff and external vendors to ensure verification deliverables meet specification and schedule
  • Set up and manage databases and flows for SoC and IP repositories
  • set up bug-tracking systems and log, track, manage, and close bugs and issues
  • drive milestone reviews and status reports
  • Create test plans for pre-silicon simulation verification across both digital and analog components, including the development of Analog Mixed-Signal (AMS) simulation models
  • Collaborate with the Design For Test (DFT) team to test DFT features
  • Align verification methodologies with wider teams and drive continuous improvement to Design Verification processes for at-scale execution
  • Collaborate effectively with architects, analog mixed-signal designers, verification engineers, and physical design, DFT, and other front-end design teams
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right