CrawlJobs Logo

Design Verification Engineer - Machine Learning Accelerators

United States, Sunnyvale Employment contract 178000.00 - 250000.00 USD / Year · Job Posted June 15, 2026
Apply Position
Job Link Share

Job Description

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Smart Devices. Compute power requirements of these devices require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day, and smart devices that provide assistance and enhanced capabilities in our day-to-day activities. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware.

Job Responsibility

  • Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP's optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
  • Define, track, and lead the execution of detailed test plans for the different modules and top levels
  • Implement scalable test benches including checkers, reference models, assertions in System Verilog
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
  • Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Requirements

  • 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
  • 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Track record of 'first-pass success' in ASIC development cycles
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

Nice to have

  • Masters in Electrical Engineering or Computer Science
  • 5+ years of experience with Design verification/validation of machine learning applications and accelerators
  • 5+ years of experience with Software/Hardware Co-design at firmware, ISA, and application level
  • 5+ years of experience with low power design
  • 5+ years of experience in verification of numerical compute based designs
  • Experience with revision control systems like Mercurial(Hg), Git
  • FPGA/emulation debug experience

What we offer

  • bonus
  • equity
  • benefits

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Design Verification Engineer - Machine Learning Accelerators

8 matching positions

Sr SOC Verification Engineer, Cloud-Scale Machine Learning Acceleration

Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainiu...
Location
Location
United States , Cupertino; Austin
Salary
Salary:
159200.00 - 247600.00 USD / Year
amazon.de Logo
Amazon Pforzheim GmbH
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree or above in Computer Science, Computer Engineering, Electrical Engineering, or related fields
  • 8+ years of design verification experience using System Verilog and UVM
  • 8+ YOE in testbench development including: stimulus, checkers, assertions and coverage
Job Responsibility
Job Responsibility
  • Verify custom chip designs at the SOC level
  • Integrate 3rd party IPs and VIPs into the SOC testbench
  • Create comprehensive testplans, write robust random testcases, and execute coverage plans
  • Maintain autosmoke and regression infrastructure
  • Dive deep into bugs and triages
  • Mentor junior engineers
What we offer
What we offer
  • health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage)
  • 401(k) matching
  • paid time off
  • parental leave
  • sign-on payments
  • restricted stock units (RSUs)
Read More
Arrow Right

Staff Applied Machine Learning Engineer - Intelligent Data, Signals & Systems

As a Staff Applied Machine Learning Engineer focused on Intelligent Data, Signal...
Location
Location
United States , Bay Area
Salary
Salary:
276800.00 - 415200.00 USD / Year
cash.app Logo
Cash App
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years building and operating production software and ML systems for business-critical products
  • Deep expertise in intelligent systems such as ranking/retrieval, recommendations, search, personalization, growth and lifecycle ML, customer intelligence, propensity/churn/LTV, next-best-action, or model-derived risk signals
  • Strong production ML judgment across feature pipelines, model serving, experimentation, monitoring, feedback loops, online/offline consistency, and reliable signal interfaces
  • Ability to evaluate impact beyond short-term conversion, including trust, fairness, access, risk, compliance, and long-term engagement
  • Experience using AI-assisted engineering tools with appropriate verification, testing, and review for customer-impacting systems.
Job Responsibility
Job Responsibility
  • Build and operate production ML systems that turn customer and product context into trusted signals, rankings, recommendations, and decision capabilities
  • Design production data and signal contracts that define intended use, freshness, provenance, confidence, eligibility, and calibration for downstream consumers
  • Own ranking, retrieval, recommendation, search, propensity, and next-best-action systems end to end, from feature and candidate generation through serving, experimentation, monitoring, and feedback loops
  • Evaluate customer and business impact beyond short-term conversion, including trust, fairness, access, risk, compliance, long-term engagement, and segment-level performance
  • Partner across product, growth, data, platform, modeling, risk, and compliance to translate ambiguous goals into measurable ML system designs
  • Use AI and agents to accelerate development, analysis, testing, documentation, and operations while exposing reusable capabilities to product services, internal tools, and AI-assisted workflows.
What we offer
What we offer
  • Remote work
  • Medical insurance
  • Flexible time off
  • Retirement savings plans
  • Modern family planning
  • Fulltime
Read More
Arrow Right

ASIC Design Engineer II

Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. ...
Location
Location
United States , Cupertino
Salary
Salary:
165200.00 - 223600.00 USD / Year
amazon.de Logo
Amazon Pforzheim GmbH
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree or equivalent
  • 3+ years of non-internship design or architecture (design patterns, reliability and scaling) of new and existing systems experience
  • Strong background in ASIC design
  • Proficiency in SystemVerilog
  • Excellent analytical and problem-solving skills
  • Experience with high-performance and power-efficient designs is highly desirable
  • Familiarity with key components such as interconnects, DMAs, Memory sub-systems, accelerator engines, debug and system level architectures
Job Responsibility
Job Responsibility
  • Develop and implement high-performance, area and power-efficient RTL designs to meet project specifications and targets
  • Conduct in-depth analysis of designs, microarchitectures, and architectures to optimize trade-offs between features, power consumption, performance, and area requirements
  • Create microarchitectures, implement SystemVerilog RTL, and deliver synthesis and timing-clean designs with appropriate constraints
  • Execute lint and clock domain crossing quality checks to ensure design integrity
  • Collaborate closely with cross-functional teams, including architects, fellow designers, verification specialists, pre- and post-silicon validation teams, and synthesis, timing, and back-end experts
What we offer
What we offer
  • Sign-on payments
  • Restricted stock units (RSUs)
  • Health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage)
  • 401(k) matching
  • Paid time off
  • Parental leave
Read More
Arrow Right

Physical Design Engineer

In this role, you will be responsible for the implementation and signoff of comp...
Location
Location
China , Beijing
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Full chip floorplan experience
  • Scripting language experience: Perl, Tcl, Python
  • Exposure to leadership or mentorship is an asset
  • Experience with high-performance CPU/GPU/AI accelerator physical design in advanced nodes (7nm and below)
  • Hands-on experience with low-power design techniques (power gating, multi-voltage, DVFS) and UPF/CPF flow
  • Familiarity with 3D-IC or chiplet-based design methodologies and associated tool flows
  • Knowledge of package-aware floorplanning and system-level co-design considerations
  • Experience with machine learning applications in physical design (e.g., auto-placement, routing prediction)
  • Prior exposure to design for testability (DFT) integration and post-silicon debug support
  • Proven track record of successful tape-outs in high-complexity SoC projects
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features
  • RTL-to-GDSII Implementation – Execute full physical design flow including synthesis, floorplanning, placement, CTS, routing, and signoff
  • Timing & Power Closure – Perform static timing analysis (STA), power analysis, and optimize designs to meet timing, power, and area goals
  • Physical Verification – Run DRC, LVS, and other verification checks to ensure design manufacturability
  • Methodology & Automation – Develop and maintain scripts to improve design efficiency and quality
  • Cross-functional Collaboration – Work with frontend, DFT, and CAD teams to resolve design issues and implement methodology improvements
  • Documentation & Reporting – Create clear documentation and regularly report progress to project stakeholders
Read More
Arrow Right

Sr. Manager ASIC

Annapurna Labs designs silicon and software that accelerates innovation. Custome...
Location
Location
United States , Austin; Cupertino
Salary
Salary:
208300.00 - 281800.00 USD / Year
amazon.de Logo
Amazon Pforzheim GmbH
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience delivering cross functional projects
  • 10+ years of equivalent experience
  • 3+ years of people management experience
  • Experience leading and interacting with cross-functional teams
  • Deep technical expertise in SOC integration and methodology
  • Track record of successful tape-outs in leading edge nodes
Job Responsibility
Job Responsibility
  • Lead and grow a team of SOC integration engineers responsible for critical deliverables in our ML accelerator chips
  • Drive technical decisions across multiple disciplines (RTL, timing, DFT, physical design)
  • Ensure on-time delivery of complex SOC integration milestones
  • Establish and maintain best practices for top-level integration, including clock/reset architecture, CDC methodology, and quality metrics
  • Interface with various stakeholders including architecture, verification, and physical design teams
What we offer
What we offer
  • health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage)
  • 401(k) matching
  • paid time off
  • parental leave
  • sign-on payments
  • restricted stock units (RSUs)
  • Fulltime
Read More
Arrow Right

Cloud Solution Architect (Data Security)

We are looking to hire a Cloud Solution Architect (Data Security) to join Micros...
Location
Location
United States , Multiple Locations
Salary
Salary:
85100.00 - 169800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science, Information Technology, Engineering, Business, or related field AND 2+ years experience in cloud/infrastructure technologies, information technology (IT) consulting/support, systems administration, network operations, software development/support, technology solutions, practice development, architecture, and/or consulting OR equivalent experience.
  • Citizenship & Citizenship Verification: This position requires verification of U.S citizenship due to citizenship-based legal restrictions.
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • Land an end-to-end value proposition for Data Security, spanning Microsoft’s integrated security offerings including Zero Trust, Modern SOC, Cloud Adoption, and Digital Transformation.
  • Empower customers in their Microsoft Security journey, helping define secure strategies, architectures, and implementations aligned with Microsoft Azure and Microsoft 365 E5 Security/Compliance Services.
  • Drive adoption of Microsoft Purview’s integrated Data Security services, enabling customers to: Protect Sensitive Data using classification, sensitivity labeling, and encryption policies.
  • Manage Insider Risks with machine learning-based detection, adaptive protection, and advanced privacy controls.
  • Prevent Data Loss through built-in exfiltration policies across Microsoft 365 apps, services, and endpoints.
  • Lead hands-on technical engagements, supporting customers in evaluating and deploying Microsoft’s data security and compliance solutions.
  • Architect security solutions that meet business, IT, regulatory, and compliance needs—infusing key technologies to ensure alignment with enterprise security goals.
  • Ensure solutions are “Secure by Design” and follow Microsoft’s Well-Architected Framework, focusing on performance, scalability, maintainability, reusability, and reliability.
  • Facilitate Architectural Design Sessions to align solution design with customer business objectives and technical environments.
  • Act as the Voice of the Customer, sharing insights and best practices with Microsoft’s Global Security, Engineering, and Product teams to remove blockers and influence product roadmaps.
  • Fulltime
Read More
Arrow Right

Electrical Engineer - Systems

The Scaling team works on the design of our AI supercomputers, doing everything ...
Location
Location
United States , San Francisco
Salary
Salary:
225000.00 - 445000.00 USD / Year
openai.com Logo
OpenAI
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • At least 10 years of industry experience, including experience designing hardware systems for data center applications
  • experience in designing EE circuit, CPU/GPU/TPU hw system design, board bring up, system design, integration, and system bring up
  • Master's degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience
  • Have a strong bias toward action, and won’t take no for an answer
  • Have experience and good knowledge of system design experience in the mechanical and product design areas, from xPUs, board, rack level to data center level
  • Have a strong intrinsic desire to learn and fill in missing skills
  • and an equally strong talent for sharing that information clearly and concisely with others
  • Are comfortable with ambiguity and rapidly changing conditions
Job Responsibility
Job Responsibility
  • Work on Machine Learning/AI hardware systems projects to craft the solutions for current and future data center deployments
  • Worked with hardware team on test vehicle, bring up board design, evaluating end to end system design trade off
  • Lead EE circuit level design, work with power, thermal, mechanical teams to drive AI hardware system design
  • Work with product teams to ensure that goals are met with systems and will work with ASIC/FPGA, Software, and Verification teams to ensure proper verification of features
  • Work with the manufacturing teams to ensure that designs are manufacturable and ready for volume production, and with the field teams to support systems that are deployed in the data center
  • Gather system requirements, define architecture, execute hardware design, and product validation
  • Lead the system bring up, validation, NPI, deployment, and sustaining of hardware solutions
  • Work cross-functionally with Hardware, Software, Mechanical, Thermal, Validation, Manufacturing, and external vendors
  • Drive system development from concept through production
  • Lead debug and root cause analysis of deployed systems
What we offer
What we offer
  • Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts
  • Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)
  • 401(k) retirement plan with employer match
  • Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)
  • Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees
  • 13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)
  • Mental health and wellness support
  • Employer-paid basic life and disability coverage
  • Annual learning and development stipend to fuel your professional growth
  • Daily meals in our offices, and meal delivery credits as eligible
  • Fulltime
Read More
Arrow Right

Advanced Security Research Associate

HPE Labs - Advanced Security Research Associate (Intern). The Systems Architectu...
Location
Location
United States , Milpitas
Salary
Salary:
90002.00 - 193752.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Pursuing PhD degree (or other degree with significant research and innovation experience) in a relevant discipline (e.g. computer science, electrical engineering, math, physics, statistics, mechanical engineering, etc.)
  • Track record of world-class innovative contributions and ideas
  • Experience with innovative solution development, such as developing proofs-of-concepts, first-of-a-kind solutions, and/or technology transfer
  • Demonstrated ability to generate, frame, and carry out leadership research (for example, via papers published in top-tier conferences or journals) is required
  • Strong track record to work independently and in teams
  • Ability to develop rapid understanding of select problems and opportunities
  • Deep understanding of the relevant environment, ecosystem, trends, and literature
  • Excellent research and development skills
  • Ability to innovate, make research contributions, and bring ideas to reality in compelling ways
  • Excellent written and verbal communication skills
Job Responsibility
Job Responsibility
  • Accelerate research towards new applications, core methodologies and technologies in computing systems architecture with a focus on security technologies, distributed systems or formal verification
  • Contribute to work on moving security systems beyond conventional approaches increasing usability through radical simplicity and portability across data systems and extending formal verification methods beyond core system correctness to helping users craft correct access controls
  • Provide thought leadership and technical influence both internally and externally to HPE
  • Take innovative ideas and make them real – contributing along the full range from initial novel ideas to design, development, implementation, evaluation, and technology transfer
  • Collaborate with HPE Labs research teams as well as with external partners
  • Work in alignment with HPE's broader innovation community
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
Read More
Arrow Right