CrawlJobs Logo

Design Verification Engineer - Internal IP

etched.com Logo

Etched

Location Icon

Location:
United States , San Jose

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

150000.00 - 275000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

We are seeking a Design Verification Engineer to join our Internal IP DV team. You will ensure the custom IPs powering Sohu — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack.

Job Responsibility:

  • Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems)
  • Define and execute verification plans covering functional correctness, corner cases, concurrency, and performance bottlenecks
  • Debug complex datapath and protocol issues in RTL and testbench environments
  • Work closely with architects and designers to validate functionality and design intent
  • Partner with SW, FW, and emulation teams to ensure end-to-end bring-up and debug coverage
  • Contribute to reusable DV infrastructure, coverage models, and methodology improvements

Requirements:

  • Proficiency with UVM and SystemVerilog
  • Strong debugging and problem-solving skills for complex digital designs
  • Solid knowledge of computer architecture and digital design fundamentals
  • Hands-on experience verifying datapaths, memory systems, interconnects, or high-throughput fabrics

Nice to have:

  • Familiarity with SystemVerilog Assertions (SVA) and formal verification techniques
  • Experience verifying systolic arrays, DMA engines, or NoC/AXI protocols
  • Scripting skills (Python/Perl/TCL or similar) for automation, debug and regression flows
What we offer:
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office

Additional Information:

Job Posted:
February 18, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Etched - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon
PREMIUM
More languages and countries
+ Unlock 31694 hidden job offers
Languages
English Čeština Deutsch Ελληνικά Español Français +15
Countries
United States United Kingdom India Canada Australia +
See plans
Plans from $2.99 / month

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Design Verification Engineer - Internal IP

Asic verification engineering intern

An exciting internship opportunity to make an immediate contribution to AMD's ne...
Location
Location
Canada , Ottawa
Salary
Salary:
65000.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3rd/4th year Computer Engineering or Computer Science students
  • Understanding of digital design principles
  • Understanding of Object Oriented Coding practices
  • Experience with Systemverilog, C or C++ programming languages
  • Experience with Python, Perl or other scripting languages is an asset
Job Responsibility
Job Responsibility
  • Contribute to the development of advanced Systemverilog-UVM based verification environments and IP components
  • Write tests, sequences, and testbench components in SystemVerilog and UVM to achieve verification of the design
  • Learn to employ a Coverage-Driven Verification methodology with Constrained Random Stimulus
  • Review and contribute to verification plans and design specifications
  • Contribute to process improvements via automation of tasks and exploring and evaluating new tools and methodologies
  • Investigate and root cause issues found during the IP development stage
  • Fulltime
Read More
Arrow Right

Senior Security Design Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Knowledge about RTL design of hardware IP components
  • 5+ years’ experience in RTL design or verification of hardware IP components
  • Knowledge of ASIC verification using System Verilog, UVM, or Verilog
  • Ability to create detailed specifications for test environments
  • MSc or PhD in Electrical Engineering or Computer Science
  • Strong understanding of IC Design flows and exceptional problem-solving and debugging skills
  • A strong communicator with excellent written and verbal skills
  • A team player who thrives in a collaborative international environment
  • An innovative thinker who is passionate about technology and continuous improvement
  • Detail-oriented and committed to delivering high-quality work
Job Responsibility
Job Responsibility
  • Designing and implementing RTL in Verilog and/or System Verilog for Security Applications
  • Creating and designing test environments for digital hardware Security IP cores and subsystems using System Verilog and UVM
  • Conducting hardware verification of IP cores and subsystems utilizing modern verification techniques such as UVM or formal verification
  • Collaborating with hardware and software security experts to perform functional and performance analysis of embedded hardware/software IP solutions
  • Working within an international team setup, contributing to global projects
  • Ensuring adherence to high-quality standards and best practices in digital design and verification processes
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Design Verification Engineer - Interface IP

We are seeking a Design Verification Engineer to join our Interface IP DV team. ...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of design verification experience
  • Experience digging deep into complex verification challenges and finding creative ways to expose corner-case bugs
  • Hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable testbenches
  • Comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs
  • Thrive in a fast-paced startup environment and can take ownership of projects with minimal direction
  • Collaborate naturally with cross-functional teams — from RTL design to software and emulation — and can clearly communicate technical insights
Job Responsibility
Job Responsibility
  • End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors
  • Understand vendor IP configurations and handle handshake with internal IP team
  • Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications
  • Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture
  • Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Infinity Fabric Verification Engineer

The Infinity Fabric network on the chip verification team is growing and looking...
Location
Location
United States , Santa Clara
Salary
Salary:
166400.00 - 249600.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven experience verifying complex design blocks at the IP or SoC level using SystemVerilog/UVM or related technologies
  • Comfortable creating and executing on testplans in collaboration with design and verification colleagues in a metric-focused environment
  • Architected and developed complex verification environments in SystemVerilog or C++ and infrastructure, including scripting using Perl, Ruby, Make, or the likes
  • Experience in developing or refactoring testbench, UVC, or BFM code using Object-Oriented Programming (OOP) principles
  • Exposure to RTL design, software development, formal verification, or other related domains
  • 7-12 years industry experience is preferred
  • BS or MS degree in Electrical Engineering, Computer Engineering, or Computer Science
Job Responsibility
Job Responsibility
  • Develop and enhance SystemVerilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects
  • Develop and enhance BFM/UVC for industry-wide and AMD internal protocols
  • Collaborate with architects, hardware engineers and multiple IP development groups
  • Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture
  • Mentor junior engineers
  • Fulltime
Read More
Arrow Right

ASIC Digital Design, Sr Staff Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6-10 years of hands-on experience in FPGA design and verification, with a focus on IP-level functional verification
  • Proficiency in Verilog and MATLAB for digital design, verification, and FPGA prototyping with logical synthesis flows
  • Strong programming and scripting skills for test automation and data analytics (Python, C/C++, TCL)
  • Strong understanding of digital and mixed-signal circuit evaluation, troubleshooting, and performance optimization techniques
  • Ability to interpret and apply digital architecture and SerDes standards documentation to develop robust verification solutions
  • Excellent technical documentation skills to ensure clear communication and knowledge transfer
Job Responsibility
Job Responsibility
  • Interpreting SerDes standards and digital, analog, and firmware architecture documents to develop verification environments and regression testcases in MATLAB
  • Evaluating and troubleshooting digital and mixed-signal circuits to ensure optimal performance and resolve complex design challenges
  • Collaborating with digital, firmware, and analog teams to solve verification challenges and improve design methodologies
  • Adapting and debugging internal verification environments to effectively replicate challenging scenarios
  • Identifying and implementing process improvements to enhance efficiency in design procedures and methodologies
  • Documenting verification environments, plans, and procedures to ensure clear communication and knowledge sharing across teams
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right
New

Principal Quantum Analog Design Lead

As a Principal Quantum Analog Design Lead in the Quantum 1st Party Hardware Appl...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 8+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations
  • Ability to leverage AI tools to drive innovation and efficiency
  • Ability to work in an AI-first environment using modern AI tools to accelerate discovery through hardware development
Job Responsibility
Job Responsibility
  • Coordinate interactions with Quantum Qubit design and Measurement teams to define specifications, architecture, and micro-architecture for Analog IP blocks
  • Own and drive the development of analog IP, including microarchitecture, schematic entry, and verification of complex blocks to meet stringent power, performance, and timing goals
  • Create test plans for verification and post-silicon validation and characterization
  • Design and validate analog blocks in simulation, both pre- and post-layout
  • Drive design reviews, status reports, and schedules to deliver against internal end-to-end milestone quality
  • Coordinate the work of other Analog Designers and Verification teams, audit their output, and provide guidance and direction to deliver high-quality results
  • Develop basic test benches and support verification, Design For Test (DFT), and post-silicon validation activities
  • Collaborate effectively with architects, analog mixed-signal designers, verification engineers, and physical design, DFT, and other front-end design teams
  • Align development methodologies with wider teams and drive continuous improvement to Analog Design Flow and development processes for at-scale execution
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead the PnR convergence recipe development for designs at blocks/subsystem and subchip level
  • Develop and implement methodologies and strategies to improve physical design efficiency and performance
  • Develop and implement methodologies and strategies to sign off blocks, subsystem/Subchip in the areas of static timing, physical verification, functional logics equivalence, low power verification and electromigration and IR drop
  • Implementation of functional ECO with least physical design impact
  • Design and implement the global clocking scheme at SOC and sub chip levels
  • Stay current with industry trends and emerging technologies to continuously improve physical design processes and methodologies
  • Installation and quality check of internal and external IP collaterals for use by Physical Design execution team
  • Conduct physical design reviews, identify and resolve design issues, and provide guidance to junior engineers
  • Fulltime
Read More
Arrow Right

Infinity Fabric Verification Engineer

The Infinity Fabric network on the chip verification team is growing and looking...
Location
Location
United States , Austin
Salary
Salary:
144800.00 - 217200.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Architected and developed complex verification environments in SystemVerilog or C++ and infrastructure, including scripting using Perl, Ruby, Make, or the likes
  • Experience in developing or refactoring testbench, UVC, or BFM code using Object-Oriented Programming (OOP) principles
  • Exposure to RTL design, software development, formal verification, or other related domains
  • 7-12 years industry experience is preferred
  • BS or MS degree in Electrical Engineering, Computer Engineering, or Computer Science
Job Responsibility
Job Responsibility
  • Develop and enhance SystemVerilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects
  • Develop and enhance BFM/UVC for industry-wide and AMD internal protocols
  • Collaborate with architects, hardware engineers and multiple IP development groups
  • Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture
  • Mentor junior engineers
  • Fulltime
Read More
Arrow Right