CrawlJobs Logo

Design Verification Engineer - Interface IP

etched.com Logo

Etched

Location Icon

Location:
United States , San Jose

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

150000.00 - 275000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges.

Job Responsibility:

  • End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors
  • Understand vendor IP configurations and handle handshake with internal IP team
  • Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications
  • Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture
  • Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios

Requirements:

  • 5+ years of design verification experience
  • Experience digging deep into complex verification challenges and finding creative ways to expose corner-case bugs
  • Hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable testbenches
  • Comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs
  • Thrive in a fast-paced startup environment and can take ownership of projects with minimal direction
  • Collaborate naturally with cross-functional teams — from RTL design to software and emulation — and can clearly communicate technical insights

Nice to have:

  • Experience handling vendors and integration of IP/VIP’s
  • UVM/System Verilog
What we offer:
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office

Additional Information:

Job Posted:
February 18, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Etched - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Design Verification Engineer - Interface IP

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right
New

Senior Design Verification Engineer

We are looking for a Senior Design Verification Engineer to join Microsoft's Sil...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom silicon components
  • Work with a team to write constrained random stimulus, scoreboards and checkers, and assertions to verify design correctness
  • Develop Verification IP (VIP) components to verify home grown designs
  • Develop Universal Verification Methodology (UVM) components to interface between test code and verification simulation environments
  • Define and implement functional coverage and drive coverage closure
  • Collaborate with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third-party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Develop scripts for verification and validation infrastructure
  • Fulltime
Read More
Arrow Right
New

Senior Analog Design Engineer

The Interface & Custom Circuit Engineering team in AI-Silicon Engineering is see...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or equivalent, MSEE/PhD preferred
  • 7+ years of experience in analog circuit design, through full cycle post BSEE or equivalent
  • Experience with high-speed analog front-end serdes or D2D design (preferably PCIe, UCIe, D-PHY, USB), data-converters, PLLs, Regulators and all associated blocks in analog designs from architecture till silicon validation support
  • Experience in Design partitioning, power/jitter budgeting and timing analysis
  • Knowledge of lower power design techniques, calibration, parasitic extraction, EM/IR/ESD/Aging & Signal Integrity Design
  • Experience with the use of CAD-tools (Cadence, Mentor, Synopsys) for circuit schematic entry, simulations, post layout extractions, Mixed-mode simulations
  • Delivered Analog IP’s successfully in mass production in FinFET processes
  • Experience in mentoring individual engineers
  • Working with multiple stakeholders (arch/design/layout/silicon validation/project managers) to execute full design cycle till silicon
  • Excellent communication skills and self-motivated that can collaborate with larger teams within Microsoft
Job Responsibility
Job Responsibility
  • Lead Analog designs and delivery of cutting edge, high-performance, high-speed, low-power Analog IP designs for interconnectivity solutions and fundamental Analog circuit blocks for various Microsoft products in various process nodes including deep FinFet, following industry best practices
  • Technically deliver complex blocks that will produce schematics, verify in simulation, complete timing/jitter/power budgets and work with mask layout teams to deliver a final IP GDS
  • Coordinate tasks with junior members of the team, develop plans for Analog IP execution, follow processes/methodologies to deliver IP blocks
  • Coordinate bench validation of IP in Silicon, and IP characterization on bench and tester
  • Use established flows/methodologies/processes for execution
  • Work along with other members of the team to deliver IP’s, including project planning, schedule tracking, report generation
  • Interface with RTL, Verification and P&R team
  • Fulltime
Read More
Arrow Right

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Physical Design

Meta is hiring ASIC Physical Design Engineers within our Infrastructure organiza...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience in interpersonal, teamwork, communication skills and experience interfacing with cross-functional teams, IP, and EDA vendors
  • Experience in physical design and timing closure
  • Experience with large SOC designs (>20M gates) with frequencies over 1GHZ
  • Experience in floor planning, place & route, power and clock distribution, and timing convergence of high-frequency designs
  • Experience with EDA tools like DC/Genus, Innovus/ICC2, Primetime, Redhawk/Voltus, or Calibre
  • Programming/scripting skills: TCL, Python, Perl or Shell
  • Knowledge of RTL2GDSII flow and design tape-outs in 5nm or below process technologies
  • Knowledge of geometry/process/device technology implications on physical design
Job Responsibility
Job Responsibility
  • Develop and own physical design implementation of multi-hierarchy low-power and high-performance designs, including physical-aware logic synthesis, floorplan, place and route, clock tree synthesis, static timing analysis, IR drop, EM, and physical verification in advanced technology nodes
  • Resolve design and flow issues related to the physical design, identify potential solutions, and drive execution
  • Deliver physical design of an end-to-end IP or integration of ASIC/SoC design and point out lower power and higher performance trade-offs
  • Define and implement schemes, including semi-custom placement and routing, to improve performance and power
  • Work with the RTL design team to understand partition architecture and drive physical aspects early in the design cycle
  • Interface with the RTL design team to drive design modifications to resolve congestion/timing issues and implement functional ECO’s
  • Use EDA tool-based programming and scripting techniques to automate and improve throughput and quality
  • Interact with tool vendors to drive tool fixes and flow improvements. Perform tool evaluations of new vendor tools and functions
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right
New

ASIC Design Engineer

Join our innovative team in Milpitas, United States, as a Design Engineer in ASI...
Location
Location
United States , Milpitas
Salary
Salary:
95981.00 - 135896.00 USD / Year
sandisk.com Logo
Sandisk
Expiration Date
May 12, 2026
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • NCG or 1-2 years ASIC design working experience
  • Proficiency in Verilog/System Verilog
  • Proficiency in EDA tools for ASIC design and verification
  • Proficiency in AI tools for ASIC design
Job Responsibility
Job Responsibility
  • Micro architecture and RTL implementation specification, for various new IP or customize existing IP design (including but not limited to: CPU complex, DDR, Flash interface, Debug, proprietary ips)
  • Collaborate with cross-functional teams to ensure seamless integration of ASIC designs into larger systems
  • Proficiently use AI tools. Candidates must embrace emerging trends and technologies in ASIC development
What we offer
What we offer
  • Short-Term Incentive (STI) Plan
  • Long-Term Incentive (LTI) program (restricted stock units or cash equivalents)
  • RSU awards for eligible new hires
  • Paid vacation time
  • Paid sick leave
  • Medical/dental/vision insurance
  • Life, accident and disability insurance
  • Tax-advantaged flexible spending and health savings accounts
  • Employee assistance program
  • Other voluntary benefit programs (supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity)
  • Fulltime
Read More
Arrow Right

Principal Logic Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features
  • Be responsible for the logic design/Register Transfer Level (RTL) entry, design quality including Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power etc., and timing closure of high-performance digital IP
  • Collaborate with the verification team to ensure the implementation meets both architectural and micro-architectural intent
  • Interface with physical design (PD), design for test (DFT), and other teams to optimize tradeoffs within the design
  • Provide technical leadership through mentorship and strong teamwork
  • Fulltime
Read More
Arrow Right

Sub-System Lead Engineer

An exciting opportunity to make a difference and deliver highly innovative On-bo...
Location
Location
United Kingdom , Guildford
Salary
Salary:
Not provided
sstl.co.uk Logo
Surrey Satellite Technology Limited
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience of On-boards Data Handing Products including system level design in either the satellite industry or equivalent
  • Several years experience of FPGA design using VHDL
  • Several years experience of hands-on digital board level design, manufacturing experience, and fault finding during tests
  • Great experience on presentation and discussion of technical material to/with a technical audience is essential
  • Good understanding of OBDH systems
  • Knowledge of FPGAs
  • Knowledge of Digital Design Software and Simulation tools
  • Knowledge of Lab Test Equipment
  • Excellent inter-personal skills - both written and oral communications
  • ability to interface with customers and technical representatives
Job Responsibility
Job Responsibility
  • Evaluation of mission requirements, derive subsystem requirements, and generate verification plans
  • Define OBDH sub-system architecture and interfaces to other sub-systems with internal/external products including trade offs
  • Responsible for the delivery of all aspects of the defined/delegated package of work which includes, Technical Solution, Budget and Schedule via interaction with other product owners
  • Work closely in a core project team, providing technical support to project managers, suppliers, and customers with regular interactions/reporting
  • Interaction with other product owners to delivery for the products to Project
  • Interaction with internal/external customers and presentations at peer reviews and/or project milestone reviews
  • Generation of appropriate technical documentation (including design, development and verification plans, interfaces, build instructions assembly & test procedures, reports and technical descriptions etc.) and/or project level documentation
  • Update existing FPGA designs, and create new FPGA IP cores, against the mission requirements to support the technical solution
  • Managing engineering updates to heritage designs and/or development of digital circuits for future missions for OBDH products
  • Providing input into bids for future contracts
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy