CrawlJobs Logo
Etched Logo Etched · IT - Software Development

Design Verification Engineer - Interface IP

United States, San Jose 150000.00 - 275000.00 USD / Year · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges.

Job Responsibility

  • End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors
  • Understand vendor IP configurations and handle handshake with internal IP team
  • Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications
  • Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture
  • Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios

Requirements

  • 5+ years of design verification experience
  • Experience digging deep into complex verification challenges and finding creative ways to expose corner-case bugs
  • Hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable testbenches
  • Comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs
  • Thrive in a fast-paced startup environment and can take ownership of projects with minimal direction
  • Collaborate naturally with cross-functional teams — from RTL design to software and emulation — and can clearly communicate technical insights

Nice to have

  • Experience handling vendors and integration of IP/VIP’s
  • UVM/System Verilog

What we offer

  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
Etched - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Design Verification Engineer - Interface IP

8 matching positions

Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
100600.00 - 199000.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom silicon components
  • Work with a team to write constrained random stimulus, scoreboards and checkers, and assertions to verify design correctness
  • Develop Verification IP (VIP) components to verify home grown designs
  • Develop Universal Verification Methodology (UVM) components to interface between test code and verification simulation environments
  • Define and implement functional coverage and drive coverage closure
  • Collaborate with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third-party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Develop scripts for verification and validation infrastructure
  • Fulltime
Read More
Arrow Right

Fpga design verification engineer

Location
Location
Canada , Ottawa
Salary
Salary:
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Lead verification efforts for FPGA IP and subsystems within high-performance wireless communication systems
  • Develop and execute comprehensive verification plans ensuring functional correctness and robustness of FPGA designs
  • Design and maintain SystemVerilog/UVM-based test environments for complex digital systems
  • Create constrained-random test cases, assertions, and scoreboards to validate design behavior
  • Execute simulations and debug issues using industry-standard tools (e.g., VCS or equivalent)
  • Analyze and close functional and code coverage gaps to ensure complete verification sign-off
  • Perform root-cause analysis of RTL and system-level defects independently
  • Collaborate with design and system teams to review specifications, interfaces, and edge cases
  • Contribute to architecture and design reviews as a verification subject matter expert
  • Drive adoption of AI-assisted verification techniques to improve efficiency and coverage
Read More
Arrow Right

Principal Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Ability to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Provide proof of citizenship or US residency/protected status for export control assessment
  • 5+ years of pre-silicon subsystem or IP verification experience
  • Demonstrated expertise in leading verification of designs that utilize Coherent Hub Interface (CHI) and Advanced Microcontroller Bus Architecture (AMBA) protocols
  • Demonstrated expertise in one or more of the following: fabric interconnects, coherency, virtualization, security, interrupts, PCIe, CXL, and/or protocol bridges
  • Experience driving IP verification for multiple product cycles from definition to silicon, including writing IP/block or subsystem level test plans, developing tests, debugging failures and coverage signoff
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at Fabric Interconnect or at block level
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop UVM-based verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • Innovate to improve verification efficiency through methodologies or tools
  • Apply industry leading generative AI solutions to verification work
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Senior Design Verification Engineer

We are looking for a Senior Design Verification Engineer to join Microsoft's Sil...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom silicon components
  • Work with a team to write constrained random stimulus, scoreboards and checkers, and assertions to verify design correctness
  • Develop Verification IP (VIP) components to verify home grown designs
  • Develop Universal Verification Methodology (UVM) components to interface between test code and verification simulation environments
  • Define and implement functional coverage and drive coverage closure
  • Collaborate with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third-party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Develop scripts for verification and validation infrastructure
  • Fulltime
Read More
Arrow Right

Fpga Developer / Fpga Design Engineer (4g/5g Radio – Datapath / Ru Fpga Design)

Location
Location
Canada , Ottawa
Salary
Salary:
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Hands-on DSP (Digital Signal Processing) expertise including FFT, Beamforming, and Digital Filter implementation
  • Strong MATLAB / Simulink experience
  • SystemVerilog and RTL design experience for complex FPGA-based systems
  • Experience developing FPGA IP and architectures for 4G/5G Radio Units
  • Knowledge of AXI and Ethernet protocols
  • Experience with FPGA development tools including Altera Quartus and MATLAB/Simulink
  • Exposure to model-based design methodologies and FPGA implementation workflows
  • Understanding of wireless communications, 4G/5G radio architecture, O-RAN, LTE, eCPRI, CPRI, and PTP protocols is desirable but not mandatory
  • Experience optimizing FPGA resource utilization, timing closure, and high-performance datapath processing
  • Knowledge of high-speed interfaces such as Ethernet, PCIe, JESD204B/C, AXI, and SERDES technologies
Read More
Arrow Right

Digital Design Engineer

The team develops, integrates, tests, and operates advanced communications and s...
Location
Location
United States , Bedford
Salary
Salary:
70.00 - 110.00 USD / Hour
csetalent.com Logo
Connexion Systems & Engineering, Inc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong VHDL design experience
  • Experience with Xilinx FPGA families including Virtex and Versal devices
  • Experience using Xilinx Vivado and/or ISE development environments
  • Experience with ModelSim and/or Questa simulation tools
  • Experience implementing high-speed digital signal processing algorithms in FPGA architectures
  • Ability to perform timing analysis and timing closure on complex FPGA designs
  • Experience integrating and maintaining legacy IP and FPGA build environments
  • Experience translating system requirements into FPGA implementation architectures
  • Experience implementing JESD204B and/or JESD204C interfaces
  • Experience with DDR3 and DDR4 memory interfaces
Job Responsibility
Job Responsibility
  • Participate in FPGA-based digital design and development activities using team-oriented engineering processes
  • FPGA architecture development, VHDL coding, simulation, verification, synthesis, timing closure, hardware integration, and laboratory testing
  • Plan, execute, and support engineering research and product development activities
  • Develop FPGA and HDL-based implementations for high-speed digital signal processing systems
  • Perform design analysis, simulation, verification, integration, and hardware validation
  • Convert algorithmic or functional requirements into implementable FPGA architectures
  • Develop and maintain detailed design documentation and configuration-controlled design files
  • Support prototype fabrication, hardware bring-up, troubleshooting, and performance optimization
  • Collaborate with multidisciplinary engineering teams throughout the development lifecycle
  • Fulltime
Read More
Arrow Right

Staff Silicon Design Engineer - Emulation

A successful candidate will work with senior design and design verification team...
Location
Location
Serbia , Belgrade
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Execute emulation test plans, ensuring high-quality outcomes and adherence to timelines
  • Collaborate effectively with team members across North America to align on project goals, share insights, and implement best practices
  • Contribute in the design and implementation of emulation test benches
  • Contribute into continuously improving the emulation methodology
  • Experience implementing synthesizable models using SystemVerilog
  • Drive debug with designers and verifiers
  • Collaborate with IP design and verification teams on test planning and task execution
  • Work on various emulation methodologies such as: Transactors, Simulation Acceleration, Hybrid VMs
  • Execute verification of the latest features and protocols
  • Integrate, bring-up and debug standard interfaces like UART, JTAG, I2C, USB
Job Responsibility
Job Responsibility
  • Execute emulation test plans
  • Collaborate with team members across North America
  • Contribute to design and implementation of emulation test benches
  • Contribute to improving emulation methodology
  • Drive debug with designers and verifiers
  • Collaborate with IP design and verification teams
  • Work on emulation methodologies
  • Execute verification of latest features and protocols
  • Integrate, bring-up and debug standard interfaces
  • Integrate and bring-up 3rd party accelerate verification IPs
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Staff Silicon Design Engineer - Emulation

A successful candidate will work with senior design and design verificaiton team...
Location
Location
Serbia , Belgrade
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in system and subsystem level designs
  • Experience with FPGA flows, synthesis and PnR
  • Experience in RTL design, verification, and embedded FW
  • Excellent programing skills in C/C++, SystemVerilog
  • Experience working with Verilog/SystemVerilog based designs
  • Experience with UVM based testbenches
  • Strong debugging and problem-solving skills
  • Debugging experience with waveform analyzers
  • Scripting/preprocessing
  • Experience working in emulation and prototyping
Job Responsibility
Job Responsibility
  • Execute emulation test plans, ensuring high-quality outcomes and adherence to timelines
  • Collaborate effectively with team members across North America to align on project goals, share insights, and implement best practices
  • Contribute in the design and implementation of emulation test benches
  • Contribute into continuously improving the emulation methodology
  • Experience implementing synthesizable models using SystemVerilog
  • Drive debug with designers and verifiers
  • Collaborate with IP design and verification teams on test planning and task execution
  • Work on various emulation methodologies such as: Transactors, Simulation Acceleration, Hybrid VMs
  • Execute verification of the latest features and protocols
  • Integrate, bring-up and debug standard interfaces like UART, JTAG, I2C, USB
  • Fulltime
Read More
Arrow Right