CrawlJobs Logo
Atelier Ten Logo Atelier Ten · IT - Administration

Design Staff

United States, San Francisco 60000.00 - 70000.00 USD / Year · Job Posted December 06, 2025
Apply Position
Job Link Share

Job Description

We want you to be Atelier Ten San Francisco’s newest full-time Design Staff. In this role you will work within your project team to analyze design options and make recommendations on daylighting, energy systems, water use, thermal comfort, occupant health, sustainable materials, and more. You’ll also work on LEED program administration, which includes analyzing feasibility of specific credits as well as managing the overall documentation process.

Job Responsibility

  • Work within your project team to analyze design options and make recommendations on daylighting, energy systems, water use, thermal comfort, occupant health, sustainable materials, and more
  • Work on LEED program administration, which includes analyzing feasibility of specific credits as well as managing the overall documentation process
  • Authoring project deliverables such as reports, memos, and technical reports
  • Creating graphic illustrations, drawing from our various technical practices
  • Client communication
  • Partnering with A10’s technical analysis teams to support your projects
  • Work on multiple types of projects within the built environment ranging from institutional to commercial to residential building projects as well as large scale masterplans
  • Collaborate Atelier Ten’s integrated design groups to support the full range of our services, which include environmental design consulting, daylight and façade analysis, carbon analysis, and benchmarking

Requirements

  • Bachelor’s or higher degree in a field related to environmental building design, architecture, architectural engineering, and/ or building science
  • 0-4 years’ professional experience
  • Proficiency in Microsoft Excel, AutoCAD, Adobe Creative Suite (Illustrator, InDesign), and Rhino
  • Demonstrated skills in computer and hand drafting, and sketching proficiency in written and spoken English, and good verbal, inter-personal and writing skills

Nice to have

  • Skills in software such as “R,” Grasshopper, Radiance, Revit, eQuest, EnergyPlus, IES, D3, or data visualization
  • Experience with LEED or sustainable design

What we offer

  • 100% paid medical, dental, and vision benefits
  • Generous paid time off
  • Flexible / hybrid work schedule
  • Emphasis on work life balance
  • 401k matching program
  • Paid Life and Disability insurance
  • Paid parental leave
  • Paid volunteer time
  • Pre-tax commuter benefits
  • Annual professional development funds
  • Freedom to contribute ideas and make a personal difference that is not always possible in a large corporate environment
Atelier Ten - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Design Staff

8 matching positions

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right

Staff/ Sr Staff RTL Design Engineer

Synopsys software engineers are key enablers in the world of Electronic Design A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3-5 years of relevant experience in ASIC digital design and verification
  • Proficiency in RTL simulation, logic synthesis, and timing verification tools
  • Deep expertise in UVM, SystemVerilog, and protocol verification (e.g., IEEE1500, IEEE1687, AXI, AMBA)
  • Hands-on experience with VIPs and transactors in simulation and emulation environments
  • Strong understanding of DFT architectures, interconnects, and cache coherency protocols
  • Familiarity with debug tools such as Verdi and workflows for performance analysis
  • Programming skills in SystemVerilog, UVM, Verilog, C/C++, Python, and scripting languages like Tcl
  • Experience with EDA tools such as VCS, Verdi, and DC, and methodologies including VC Auto-Testbench and protocol compliance checking
Job Responsibility
Job Responsibility
  • Developing and modeling RTL logic in Verilog for embedded memory test and SLM IP blocks
  • Performing digital design validation and functional verification at both block and SoC levels
  • Executing logic synthesis, static timing analysis, and generating fault coverage reports to ensure robust designs
  • Applying DFT (Design-for-Test) expertise for comprehensive memory and logic testing
  • Identifying and troubleshooting design timing and DFT functional issues to optimize chip performance
  • Utilizing and scripting in languages such as Tcl to automate design and verification workflows
  • Defining architecture, logic, test bench designs, and embedded software functions for advanced test and analytics
  • Developing and maintaining technical collateral including test suites, protocol documentation, and debug guides
  • Collaborating with R&D and marketing teams to define new features, drive enhancements, and align product roadmaps
  • Delivering product training, managing customer support cases, and ensuring turnaround time (TAT) metrics are met or exceeded
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Staff Silicon Design Engineer (Physical Design)

We are looking for an adaptive, self-motivative Back End Physical Design enginee...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 9 years professional experience in the semiconductor industry
  • Experience in FinFET & Dual Patterning nodes such as 16/14/12 and sub-10nm nodes
  • High-frequency design experience
  • Excellent physical design and timing background
  • Synopsys Tools Experience Not a Must But Preferred
  • MNC experience is a plus
  • Familiarity with all Design areas and tools and solid understanding of design/technology interactions
  • Good understanding of computer organization/architecture
  • Strong analytical/problem solving skills and pronounced attention to details
  • Must be a self-starter, and able to independently drive tasks to completion
Job Responsibility
Job Responsibility
  • Involves in Floorplan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR
  • Experience in handling different PNR tools - Synopsys Design Compiler, ICC2, ICC, Fusion Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk
  • Involvement in not only Physical design, but also STA & timing closure, authoring methodology scripts in Tcl, Perl and/or Python
  • Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
  • Hands on experience on 16nm, 14nm, 12nm, and sub-10nm projects
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering (Analog Design)

Successful candidates will work with the Non-volatile Memory Design team to arch...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech from Premier institute
  • 4+ years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
  • Understanding of layout and its impact on circuits
  • Well versed with industry tools to do analog design
  • Exposure to full chip simulations
  • Excellent documentation skills
  • Written and verbal communication skills
  • Good Team player, flexible and adapting to learn outside analog design e.g system integration, silicon validation
Job Responsibility
Job Responsibility
  • Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks
  • Participate in Full chip verification to ensure analog block functionality at chip level
  • Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance
  • Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist
  • Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
  • Verify and characterize silicon using lab equipment’s and testers. Corelate the simulation data with silicon data and document the learning
  • Mentor junior engineers to learn and deliver the assignment
  • Ensure timelines and quality of assigned assignments
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering (Analog Design)

Successful candidates will work with the Non-volatile Memory Design team to arch...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech from Premier institute
  • 4+ years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
  • Understanding of layout and its impact on circuits
  • Well versed with industry tools to do analog design
  • Exposure to full chip simulations
  • Excellent documentation skills
  • Written and verbal communication skills
  • Good Team player, flexible and adapting to learn outside analog design e.g. system integration, silicon validation
Job Responsibility
Job Responsibility
  • Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc. using industry standard EDA tools
  • Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks
  • Participate in Full chip verification to ensure analog block functionality at chip level
  • Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance
  • Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist
  • Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
  • Verify and characterize silicon using lab equipment’s and testers. Corelate the simulation data with silicon data and document the learning
  • Mentor junior engineers to learn and deliver the assignment
  • Ensure timelines and quality of assigned assignments
  • Fulltime
Read More
Arrow Right

CPU Core Physical Design Staff Engineer

In this role, you will join the high-performance core physical design team with ...
Location
Location
United States , Austin
Salary
Salary:
178400.00 - 267600.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MS degree in Electrical or Computer Engineering
  • Mastery of logic, physical design, and CAD tools for high-performance design
Job Responsibility
Job Responsibility
  • Join the high-performance core physical design team with the charter to own a portion of the IP
  • Start with Synthesis and deliver a Placed and Routed design that meets all required criteria
  • Work directly with external disciplines (CAD/DFT/Architecture)
  • Implement working knowledge of principles of logic and transistor level circuit design, CAD tools and expertise in one of many functional areas
  • Innovate and improve the design
  • Point out lower power and higher performance tradeoffs
  • Preparing schedules and scope several months in advance
  • Prepare well thought out recommendations for technical reviews
  • Fulltime
Read More
Arrow Right

Staff Design Verification Engineer

We are looking for an adaptive, self-motivative Design Verification (DV) enginee...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent analytical and critical thinking skills along with attention to details
  • Must be an initiative-taker, able to drive tasks independently and efficiently to completion
  • Strong/effective communication skills
  • Enthusiastic team-first mentality
  • Ability to provide mentorship and guidance to junior engineers
  • Proven experience in design verification from specification to successful silicon
  • Experience in PLL, high-speed interfaces such as DDR, PCIe and high-speed SERDES
  • Experience in designs with multiple power domains
  • Experience in designs with multiple clock domains
  • Experience in behavior modeling for Analog Circuits
Job Responsibility
Job Responsibility
  • Analyze complex verification and digital design problems and propose verification / micro-architecture solutions
  • Develop RTL and Firmware validation
  • Drive/develop ASIC verification flows and scripts
  • Create Verification architecture
  • Work with the RTL Design team to ensure functional correctness and coverage
  • Support silicon bring-up and diagnostics
  • Support Post-silicon debug, root cause bug, provide solution or workaround
Read More
Arrow Right

Staff Design Verification Engineer

As a Design Verification Engineer on the Infinity Fabric verification team, you ...
Location
Location
United States , Boxborough
Salary
Salary:
144800.00 - 217200.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Project level experience with design concepts and RTL implementation for same
  • Experience with functional verification tools by VCS, Cadence, Mentor Graphics
  • Good understanding of computer organization/architecture
  • Bachelors or Master's degree in computer engineering/electrical engineering preferred
Job Responsibility
Job Responsibility
  • Develop and enhance UVM-based testbenches to verify new features for a state-of-the-art industry leading Data Fabric IP for AMD’s CPUs, GPUs and APUs
  • Work closely with other verification engineers, designers, architects, and performance engineers to understand and verify the functionality of a given design element within the context of the block, chip and overall system
  • Execute test plans for constrained-random and directed tests, new checks and functional coverage
  • Write tests, sequences, and testbench components in SystemVerilog and UVM to achieve verification of the design
  • Responsible for verification quality metrics like pass rates, code coverage and functional coverage
  • Fulltime
Read More
Arrow Right