CrawlJobs Logo

Design Engineer - Closure Systems

brose.com Logo

Brose Fahrzeugteile

Location Icon

Location:
India , Pune

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

Design Engineer role for Closure Systems at Brose. Involves creating and realizing designs in CATIA, supporting internal customers, applying engineering standards, and executing product development activities within a team.

Job Responsibility:

  • Create/develop/realize designs in CATIA (CAD) within the agreed time, quality and cost
  • Support internal customers towards organizational objectives: timely deliveries of tasks
  • 2D drawing creation as per Brose Standardization norms for Latches
  • Apply engineering standards and deliver drawings as per Brose standards
  • 3D CAD creation using CATIA for internal and external extended project teams
  • Reporting of his work packages/assigned tasks in terms of quality, timeline, communication
  • Execution of assigned activities during product development with co-operation within and across teams

Requirements:

  • CAD design 3D and 2D in CATIA V5: Efficient 3D model creation for latch components, sub-assemblies and assemblies. Parametric modeling with systematic history that can be modified
  • Geometric Dimensioning and Tolerancing for part drawings. Understanding the tolerances assigned on existing drawings and also assigning tolerances for new drawings
  • Product Knowledge in automotive Closure system. At least mechanisms design, FMVSS and Side door latch functioning
  • Basic design calculations of static, deformation, pressure, mechanism travel and effort calculation, position kinematics for mechanisms will be advantageous
  • Knowledge in design considerations for sheet metal, plastic design and manufacturing (DFM and DFA)
  • Basic level knowledge of heat treatment, fatigue, material science and manufacturing science is desirable but not compulsory
  • Should be proficient in Microsoft office tools: word, excel, ppt, MS projects and so on
  • Interpretation of technical specification and understanding and ability to define and analyse problems, collect data, establish facts, and draw valid conclusions and solutions
  • Excellent communication (verbal and written) skills
  • clear articulation of thoughts
  • Should have some fundamental knowledge and approach towards systematic problem solving
  • Bachelor's degree (B. E or B. Tech.) in Mechanical engineering/Automotive engineering is preferred in the automotive field or equivalent combination of education and experience
  • Between 4 -8 years professional experience in automobile related industries. Preferred in automotive Latch mechanism

Nice to have:

  • Basic design calculations of static, deformation, pressure, mechanism travel and effort calculation, position kinematics for mechanisms will be advantageous
  • Basic level knowledge of heat treatment, fatigue, material science and manufacturing science is desirable but not compulsory
What we offer:
  • Modern working environment
  • High-tech work environment
  • Competitive performance-based compensation
  • Health insurance
  • Attractive social and family-oriented programs
  • Comprehensive medical and insurance
  • Educational assistance
  • Variety of community outreach, family, and sporting events
  • Flexible working hours
  • Collaborative work environment
  • Wide range of development programs
  • Opportunity for individual growth through training, international or regional assignments and tailored career paths

Additional Information:

Job Posted:
February 10, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Brose Fahrzeugteile - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Design Engineer - Closure Systems

Principal FPGA / RTL Design Engineer

The successful individual in this role will participate in all aspects of the re...
Location
Location
United States , Irvine
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or relevant fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or relevant fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizen due to clients under U.S. government contracts
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering Teams
  • Fulltime
Read More
Arrow Right

Systems Engineer

A Systems Engineer at Idaho Scientific is an industry-recognized, subject matter...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • Ability to get a security clearance
  • More than three (3) years of proven past performance in systems engineering
  • Advanced understanding of computer hardware and software architectures
  • Degree in Computer Engineering, Computer Science, Electrical Engineering, Mathematics or related field
  • Ability to clearly capture complex technical concepts in writing for both technical and general audiences
  • Strong analytical and problem-solving skills
  • Must be highly creative and have experience interfacing directly with external customers
Job Responsibility
Job Responsibility
  • Requirements management including creation, allocation, derivation, and tracing
  • System architecture design and analysis, including technical reviews
  • Developing and tracking key technical performance measures
  • Conducting and leading Integration and test – troubleshooting and performing “hands on” verification as well as designing and developing tests, and executing them
  • Technical Baseline Management, including change management, configuration management, defect resolution tracking, and release management
  • Reviews of work products, including tacking review criteria, recording actions, tracking closure, and managing peer, internal, and external gate reviews
  • Kanban board oversight and management
  • Risk and opportunity management
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Systems Engineer

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • Ability to get a security clearance
  • More than three (3) years of proven past performance in systems engineering
  • Advanced understanding of computer hardware and software architectures
  • Degree in Computer Engineering, Computer Science, Electrical Engineering, Mathematics or related field
  • Ability to clearly capture complex technical concepts in writing for both technical and general audiences
  • Strong analytical and problem-solving skills
  • Must be highly creative and have experience interfacing directly with external customers
Job Responsibility
Job Responsibility
  • Requirements management including creation, allocation, derivation, and tracing
  • System architecture design and analysis, including technical reviews
  • Developing and tracking key technical performance measures
  • Conducting and leading Integration and test – troubleshooting and performing “hands on” verification as well as designing and developing tests, and executing them
  • Technical Baseline Management, including change management, configuration management, defect resolution tracking, and release management
  • Reviews of work products, including tacking review criteria, recording actions, tracking closure, and managing peer, internal, and external gate reviews
  • Kanban board oversight and management
  • Risk and opportunity management
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Principal FPGA / RTL Design Engineer - Signal Processing

Participate in all aspects of the research and development process from concept ...
Location
Location
United States , Los Angeles
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be U.S. Person (U.S. Citizen, or Permanent Resident) due to clients under U.S. federal contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering Teams
  • Fulltime
Read More
Arrow Right

Principal FPGA / RTL Design Engineer - Signal Processing

Silvus is seeking a Principal FPGA / RTL Design Engineer- Signal Processing who ...
Location
Location
United States , Irvine
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizen due to clients under U.S. government contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering teams
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

Hardware Design Engineering Intern/Co-op

We are seeking a highly motivated Hardware Design engineering intern/co-op to jo...
Location
Location
Canada , Markham
Salary
Salary:
65000.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently enrolled in a Canada based University into a Bachelor's degree program majoring in Electrical engineering or Computer engineering or a related field
  • Strong semiconductor device physics knowledge
  • Digital /Logic circuits and VLSI
  • Verilog or VHDL hardware description languages
  • Exposure to UVM methodologies
  • Scripting languages (e.g. Python, Perl, TCL, Ruby), Shell / UNIX scripting, C/C++, MATLAB
  • Interest or experience in Machine Learning
  • ASIC design
  • Knowledge of Ruby on Rails and MySQL
  • Linux/Unix environment
Job Responsibility
Job Responsibility
  • Collaborate with Design Engineers on the physical design verification and physical implementation for some of our ASIC
  • Work on Memory interface simulation work eg. GDDR7, HBM, UCIE
  • Work on Discreate and Embedded hardware products and chip to chip interconnect
  • Actively participate in RTL design in Verilog
  • Synthesis with timing driven placement and design for power (DFP)
  • Floor planning, Power distribution, Clock distribution, Block/Chip Place & Route, EM/IR analysis, Timing closure, Static Timing Analysis
  • Analysis of logical equivalent check, RTL clocking analysis, static power analysis, and design for test (DFT)
  • Build test libraries and models by using advanced verification languages such as System Verilog, UVM and C++
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy