CrawlJobs Logo

CPU Cores Design Verification Engineer

amd.com Logo

AMD

Location Icon

Location:
United States , Fishkill

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

118800.00 - 178200.00 USD / Year

Job Description:

We are looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

Job Responsibility:

  • Develop/Maintain tests for functional verification and performance verification at the core level
  • Build testbench components to support the next generation IP
  • Maintain or improve current test libraries to support IP level testing
  • Create hardware emulation build to verify the IP functional performance
  • Maintain and improve current hardware emulation environment to speed up the runtime performance and improve the debug facility
  • Provide technical support to other teams

Requirements:

  • Good at C/C++
  • Familiarity with SystemVerilog and modern verification libraries like UVM
  • Experience/Background on Computing/Graphics is a benefit
  • Experience with OpenGL/OpenCL/D3D programming is a benefit
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Nice to have:

  • Experience/Background on Computing/Graphics is a benefit
  • Experience with OpenGL/OpenCL/D3D programming is a benefit

Additional Information:

Job Posted:
January 04, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for CPU Cores Design Verification Engineer

Principal Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • 9+ years of experience in creating simulation environments, developing tests, and debugging for multiple silicon IP's or systems
  • 5+ years’ industry experience of chip and/or computer architecture
  • 5+ years industry experience in Verilog or VHDL, C/C++, and scripting language such as Python, Ruby or Perl
  • CPU or Graphics core verification experience
  • In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure
Job Responsibility
Job Responsibility
  • Creation of complex verification environments and tests, pre-silicon functional verification at the block, chip and system level, reference modeling and post-silicon validation
  • Interact with architects and design engineers to create verification plans covering strategy, test environments & tests, and verification requirements for IP/SS/SOC level verification
  • Create and drive test-plans and test development to provide complete features coverage
  • Develop and implement technical solutions to complex quality and design challenges
  • Develop verification components like scoreboards, sequences, constraints, assertions and functional coverage
  • Triage and debug testbench, simulation, and emulation fails
  • Develop Makefiles and scripts for scalable and efficient verification
  • Apply Agile development methodologies including code reviews, sprint planning, and frequent deployment
  • Collaborate with teams across sites and geographies
  • Fulltime
Read More
Arrow Right

Principal Verification Engineer

Microsoft is a highly innovative company that collaborates across disciplines to...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s
  • Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments
  • Scripting language such as Python or Perl
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • innovate to improve verification efficiency through methodologies or tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Rtl design lead - cpu team

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6+ years of experience in Digital IP/ASIC design and Verilog RTL development
  • Experience in full IP design cycle, requirements definition, architecture and microarchitecture specification
  • Well versed with RTL design verification, design quality checks, synthesis, timing closure and post silicon validation
  • Expert on Verilog RTL design and has experience of multiscale digital IP/ASIC projects
  • Should possess expertise in front-end EDA tools sign-off and its flows
  • Familiarity with low power design and low power flow is an added plus
  • Ability to program with scripting languages such as Python or Perl is a plus
  • Highly motivated to seek out solutions and willing to learn new skills to fulfill job requirements
  • Proven interpersonal skills, leadership and teamwork
  • Excellent writing skills in the English language, editing and organizational skills required
Job Responsibility
Job Responsibility
  • RTL design of high performance x86-core ISA features, clock/reset/power features of processor, IP Integration, sub-system level design
  • Architect and design of power management features, cache, coherency
  • Design optimization for implementing power efficient IP, implementing the RTL using low power techniques
  • Responsible for the inter IP integration issues resolution
  • Own the Clock-Domain crossing, Linting aspects of the overall design of the IP and the subsystem
  • Work closely with DFT, Physical Design and SOC teams to incorporate the interdisciplinary feedback into the design
  • Architecting, micro-architecting and documentation of the design features
  • Lead design team from all aspects of the RTL deliverables
  • Mentor the junior members of the RTL team to meet the team goals
  • Represents AMD to the outside technical community, partners and vendors
Read More
Arrow Right

Senior Silicon Engineer

Microsoft is a highly innovative company that collaborates across disciplines to...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s
  • Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments
  • Scripting language such as Python or Perl
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • innovate to improve verification efficiency through methodologies or tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Design For Test Engineer

We are seeking a experienced Design For Test engineer to join our CPU Cores team...
Location
Location
United Kingdom , Cambridge
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in Scan based testing and industry standard ATPG CAD tools
  • Knowledge of fault models including Stuck-at, Transition, Gate-Exhaustive, Path Delay, IDDQ, Cell Aware etc.
  • Knowledge of ATPG pattern verification and gate-level simulation flows using Synopsys VCS and Verdi or other state of the art EDA tools
  • Experience in MBIST implementation and verification
  • Good understanding of DFT components like JTAG(IEEE 1149.x), IJTAG(IEEE P1687), Core Test(IEEE P1500), SSN(Streaming Scan Network), SSH, Test Compression, OCC etc.
  • Excellent Verilog RTL coding, scripting( using Python, Perl, Shell, TCL, Awk, Sed etc) and debugging skills
  • Good understanding of STA concepts
  • Experience in Spyglass based DFT DRC checks at RTL level
  • Experience with Synopsys Design Compiler/Test Compiler/Fusion Compiler etc
  • Prior experience in working with Version control systems like perforce, git etc
Job Responsibility
Job Responsibility
  • Keep abreast with the latest industry trends in DFT domain and help adopt the latest DFT techniques and methodologies in to AMD products
  • Define and implement DFT architecture and features for next generation multi-core microprocessor designs and support their verification effort
  • Work closely with architects, design, verification, physical design and product engineering teams to integrate DFT requirements seamlessly into the overall design process and to develop scalable DFT architectures for complex CPU designs
  • Coordinate with DFT teams across different time zones to develop unified DFT strategies, promoting effective communication and collaboration
  • Work closely with DFT Tool Vendors and drive improvements based on the testability requirements
  • Develop efficient DFx flows and methodology compatible with front end and back end design flows
  • Work with the product, test engineering teams and post-silicon debug teams to ensure successful silicon bring up, to help root-cause any silicon failures and to enhance yield learning & improvement
  • Mentor and coach junior engineers
  • Fulltime
Read More
Arrow Right

2026 Summer CPU Design Verification Intern

As an AMD intern, you’ll be placed at the epicenter of the AI ecosystem, working...
Location
Location
Romania , Iasi
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently enrolled in a Romanian-based university Bachelor's or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science or related discipline
  • Exposure to CPU computer architectures
  • Familiarity with basic programming, data structures and algorithms
  • Exposure to OOP languages (C++ / System Verilog / etc.)
  • Exposure to Scripting languages (Perl / Python)
  • Exposure to Digital Design (VHDL / Verilog)
  • Good understanding of the faculty courses that are relevant for software development and digital design and verification
  • Passion for modern, complex processor architectures and digital design
  • Good written and verbal English
Job Responsibility
Job Responsibility
  • Developing key skills that are relevant to the semiconductor industry in X86 Cores Design Verification
  • Plan and manage your own time to deliver upon agreed goals
  • Tasks will include documentation, coding, debugging
  • Fulltime
Read More
Arrow Right

Design verification engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 2+ years of related technical engineering experience
  • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience or internship experience
  • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience or internship experience
  • OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • 2+ years of experience in pre-silicon validation with a proven track record of delivering high performance Network switches/accelarators, Central Processing Unit (CPU), Vector processors and Graphics Processing Unit (GPU’s) or relevant experience.
  • Experience in UVM/C verification methodology
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform Pre-Silicon SoC verification, Post-Silicon/FPGA validation by defining testing strategies
  • Work with Cross functional teams, Architecture, Design, Verification, Partner teams for project execution and also influence next generation designs
  • Develop Test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues
  • Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals
  • Actively participate in chip bring up and write test firmware to support various teams
  • Innovate to improve validation efficiency through methodologies and tools
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

PMTS Silicon Design Engineer

We are seeking a seasoned SoC Architect with expertise or significant interest i...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent foundation in NoC architecture and CPU/GPU coherency
  • Preferred expertise in ARM/other core architecture
  • Preferred CHI protocol experience
  • Experience analyzing NoC Fabric, CPU, or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
  • Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture and logic design
  • Excellent communication skills
  • Ability to lead team technically
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
  • Expertise in coherent fabric architecture, interfacing with different CPU cores - ex:x86 and/or ARM
  • Excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings
Job Responsibility
Job Responsibility
  • Define Data Fabric/NoC features and capabilities required to meet SoC requirements on power, performance, Area targets
  • Close architecture and micro-architecture requirements, drive technical specifications for data fabric and its IP blocks to meet those requirements, and provide technical direction to execution teams
  • Lead discussions on ARM/x86 core interfacing to AMD data fabric IPs, to match SoC requirements
  • Lead design on one or more domains for the data fabric implementation
  • Work with architects and design leads to identify and assess complex technical issues/risks and develop as well as implement solutions to achieve product requirements
  • Knowledge sharing and mentoring
  • Work closely with Design teams for Area refinement, Timing targets, Verification Test plan reviews, Pre-Si bug resolution and Performance/Power Verification sign offs
  • Work closely with Verification teams to ensure quality component development
  • Support Post-Si teams for functional issues debug/resolution
Read More
Arrow Right