CrawlJobs Logo
AMD Logo AMD · IT - Software Development

CPU Architecture and RTL Design Lead Engineer

Ireland, Cork · Job Posted April 16, 2026
Apply Position
Job Link Share

Job Description

Drive the definition, implementation (RTL design), and integration of Clocking, Reset and Power in AMD’s next-generation core. Work as part of an experienced, skilled, and motivated engineering team to help make AMD’s ambitious future CPU roadmap a reality while working in a highly collaborative environment at the cutting edge of technology.

Job Responsibility

  • Collaborate with a dedicated team of engineers to define and implement CPL microarchitecture for AMD CPUs
  • Reliably deliver a design from concept through tapeout
  • Drive design closure gaining experience with Static Timing, CDC/Gate CDC, and Static Power analysis
  • Identify customer challenges and insert a compelling AMD value proposition to address challenges
  • Make technical contributions and innovations that enable high performance, high frequency, and power efficiency on caches, fabrics, and interfaces of our server, desktop, and laptop CPUs

Requirements

  • Proficiency with Verilog HDL
  • Understanding of Clock/Power Domain Crossing concepts
  • Understanding of Power Management concepts
  • Understanding of modern CPU architecture
  • Eagerness to learn and grow as a CPL design engineer
  • Collaborate effectively towards the success of the project
  • Demonstrate a responsive track record of engaging with a diverse set of teams and across a broad set of technical areas
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Nice to have

Prior experience designing shared cache or last level cache and related IPs

AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

CPU Architecture and RTL Design Lead Engineer

8 matching positions

ASIC RTL Design Engineer

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Senior RTL Design Lead

We are seeking a seasoned Principal design engineer with expertise or significan...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent foundation in fabric/transport architecture and coherency
  • Experience in memory design/cache design
  • Bachelor’s or Master’s degree in computer engineering/Electrical Engineering
  • Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, I/O subsystems, Clocks, Resets, Virtualization and Security
  • Experience analyzing CPU, GPU or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
  • Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture, logic design, and circuit levels
  • Excellent communication, management, and presentation skills
  • Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
Job Responsibility
Job Responsibility
  • Define Data Fabric features and capabilities required to meet SoC requirements on power, performance, Area targets
  • Digital design implementation and micro-architecture of components of the Infinity Data Fabric, including cache design
  • Micro-architecture and RTL coding in Verilog/SystemVerilog
  • Lead design on one or more domains
  • Work with architects and design leads to identify and assess complex technical issues
  • Work closely with verification teams to ensure quality component development
  • Work closely with Physical design to ensure quality PPA targets
  • Post silicon support to ensure successful bring up
  • Define product features and capabilities, close architecture, and micro-architecture requirements, drive technical specifications for SoC and IP blocks to meet those requirements, and provide technical direction to execution teams
  • Comprehend the SOC as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
Read More
Arrow Right

Technologist, ASIC Development Engineering (RTL Design and SoC architecture, Lint)

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff/Principal Design Engineer - Video

The Systems Media IP group is responsible for the development of Image Signal Pr...
Location
Location
United Kingdom , Manchester; Cambridge; Bristol
Salary
Salary:
Not provided
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in ASIC RTL design, ideally for Multimedia IP (ISPs, DPUs, VPUs) or related IP (CPU, GPU, interconnect, memory controllers, high-performance peripherals)
  • Proficiency in System Verilog, Verilog or VHDL
  • Exposure to all stages of design: concept, specification, implementation, testing, documentation, and support
  • Proficiency in UNIX and scripting languages such as TCL, Perl, Python, or shell scripting
  • Prior technical and/or team leadership skills required for more senior positions
Job Responsibility
Job Responsibility
  • Ownership of unit level development or multiple unit hierarchy or technical lead of an overall IP
  • Design and test new hardware modules to implement innovative imaging algorithms and/or video codecs
  • Engage in all aspect of hardware design including architectural investigations and modeling, specifications, design and simulation, backend implementation support and IP maintenance
  • Identify cross Media IP process or methodology improvement opportunities, implementing changes to advance the hardware design efficiency
  • Collaborate closely with colleagues in the verification teams, modelling teams, software driver developers, multimedia architects and imaging researchers
  • Mentor & support other members of the team
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
Read More
Arrow Right

Senior Silicon Engineer

Microsoft is a highly innovative company that collaborates across disciplines to...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s
  • Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments
  • Scripting language such as Python or Perl
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • innovate to improve verification efficiency through methodologies or tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Principal Verification Engineer

Microsoft is a highly innovative company that collaborates across disciplines to...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s
  • Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments
  • Scripting language such as Python or Perl
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • innovate to improve verification efficiency through methodologies or tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Lead RTL Design Engineer

As a lead front-end design engineer, you will be a key part of the world-class t...
Location
Location
United States , Sunnyvale
Salary
Salary:
175000.00 - 275000.00 USD / Year
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree in Computer Science, Electrical Engineering, or equivalent
  • 8-15 years of experience in delivering complex, high performance high quality RTL designs
  • Experience with Front End Chip integration and third-party IP integration
  • Demonstrated experience in networking, high-performance computing, machine learning or related fields
  • Proven track record of multiple silicon success
  • Experience collaborating and managing external vendors
  • Experience with designing/integrating high speed IO
  • Networking stack experience including TCP/IP, RDMA and Ethernet
  • Knowledge of PCIe, CPU interfaces and Serdes technology
  • Working knowledge of scripting tools : Python, TCL
Job Responsibility
Job Responsibility
  • Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis
  • Managing external ASIC vendor through product development cycle
  • Work closely with PD team members for design closure to meet PPA goals
  • Work closely with Design verification and DFT teams for achieving the best functional and test coverage
  • Work with software and system teams to understand opportunities to deliver optimal performance and feature set for the product
  • Debug silicon-level functional, timing, and power issues during bring up
What we offer
What we offer
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Our simple, non-corporate work culture that respects individual beliefs
  • Fulltime
Read More
Arrow Right