CrawlJobs Logo

Chip Lead

etched.com Logo

Etched

Location Icon

Location:
United States , San Jose

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

250000.00 - 300000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

We are looking for a Chip Lead to take full technical ownership of our next silicon program from architecture through production. This role is for a senior, hands-on leader who has shipped complex chips and is comfortable being the final technical authority on key decisions. You will act as the single threaded owner of the chip, setting technical direction, reviewing designs in detail, and driving the organization to a successful tapeout, bring-up, and production ramp.

Job Responsibility:

  • Own the silicon from architecture definition through RTL, physical design, tapeout, bring-up, and production
  • Be accountable for the chip meeting performance, power, area, quality, cost, and schedule targets
  • Serve as the final technical escalation point for all chip-level issues
  • Define and review the top-level SoC architecture, including block partitioning, interconnects, clocks/resets, power domains, and interfaces
  • Drive key architectural and microarchitectural tradeoffs and ensure alignment with system-level requirements
  • Ensure robustness, testability, and manufacturability are built into the design from the start
  • Actively review RTL, verification plans, physical design closure, DFT, and test strategy
  • Challenge assumptions and drive simplification where possible
  • Hold a high bar for design quality, correctness, and clarity
  • Drive technical readiness for tapeout
  • Make clear go/no-go calls and tradeoff decisions when necessary
  • Lead post-silicon bring-up and debug, working closely with firmware, software, and validation teams
  • Drive rapid learning on first silicon and lead root-cause analysis for issues
  • Partner with manufacturing and test teams on yield, reliability, and production ramp
  • Own the transition from first silicon to stable, high-volume production
  • Work directly with foundries, OSATs, and IP vendors on technical execution
  • Collaborate closely with system, board, and product teams to ensure silicon success
  • Communicate technical status, risks, and decisions clearly to leadership

Requirements:

  • 10+ years of semiconductor design experience
  • Proven experience shipping at least one complex SoC or ASIC into production
  • Strong technical depth across the full silicon lifecycle, including: SoC architecture and microarchitecture, RTL design and verification, Physical design, timing, power, and closure, DFT, test, yield, and reliability, Post-silicon bring-up and debug
  • Ability to dive deep into details while maintaining chip-level perspective
  • Strong technical judgment and ownership mindset

Nice to have:

  • Prior experience as a Chip Lead, SoC Lead, or senior technical lead at a top-tier semiconductor company
  • Experience with high performance compute, AI accelerators, or large-scale SoCs
  • Experience with advanced nodes and/or advanced packaging
  • Familiarity with CoWoS or other 2.5D/3D packaging technologies
What we offer:
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Plus Significant Equity

Additional Information:

Job Posted:
February 18, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Etched - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Chip Lead

Physical Design Engineer

This role has been designed as ‘Hybrid’ with an expectation that you will work o...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4+ years experience in ASIC physical design
  • Experience with block implementation, extraction, timing and or full-chip designs
  • Strong communication skills
  • Strong hands-on TCL/Perl development skills
  • Experience as a full-chip floorplanning, routing, or timing lead for a large silicon project
  • Track record of taping out complex chips on advanced process nodes
Job Responsibility
Job Responsibility
  • Responsible for all aspects of Physical Design for Fullchip/Blocks covering Floorplanning, Placement, Budgeting, Clock Tree planning & analysis, Scan re-ordering, Clock tree synthesis, Placement optimizations, Routing, Timing and SI analysis/closure, ECO tasks (both timing and functional), EM/IR, DRC, LVS, ERC analysis & fixes, Low Power solution development & implementation
  • Work closely with the methodology team to solve the implementation challenges & provide inputs to improve the Physical design flow
  • Experienced in design automation
  • Understanding of Timing constraints, SI prevention, Power reduction
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right
New

Platform Architect

As a Platform Architect, you will lead the definition and realization of our AI ...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of experience in system or server hardware architecture, ideally in HPC, AI infrastructure, or hyperscale data centers
  • Deep understanding of PCIe protocols and topologies, including bifurcation, retimer tuning, switch fabrics, and accelerator communication
  • Experience with rack-level and multi-rack system design, including shared power and networking infrastructure
  • Strong expertise in BMC systems, control buses, telemetry integration, and orchestration tooling
  • Familiarity with modern high-speed networking technologies: 400G Ethernet, InfiniBand, CXL fabrics, and NIC-switch integration
  • Proven background in power architecture for dense compute systems, including power budgeting, sequencing logic, and VRM optimization
  • Rack-level management infrastructure design experience, including CDU layout, telemetry aggregation, and rack controller implementation
  • Proven track record of building infrastructure for at-scale deployment, such as automated diagnostics, health monitoring, and fleet orchestration frameworks
  • Understanding of thermal design principles such as airflow, heatsink selection, and liquid cooling systems
  • A systems-level perspective with the ability to design scalable, maintainable, and high-performance platforms
Job Responsibility
Job Responsibility
  • Architect the end-to-end hardware system stack, including server-level components, rack-scale systems, and multi-rack POD designs optimized for AI and high-performance workloads
  • Design and implement advanced PCIe Gen5/Gen6 topologies: root complex architecture, retimer placement, switch hierarchy, and accelerator fan-out strategies
  • Define scalable BMC architecture and platform management features across fleet deployments, including telemetry pipelines, orchestration hooks, and API integrations (e.g., Redfish, IPMI)
  • Specify and lead the implementation of chip-to-chip interconnects such as NVLink, UCIe, and other emerging high-bandwidth, low-latency fabrics
  • Develop integration strategies for power distribution, control planes, cooling systems (air and liquid), and shared interconnect fabrics at the rack level
  • Own the networking architecture across servers and racks, including 400G/800G Ethernet, leaf-spine switching, NIC-to-ToR planning, and cross-rack topology
  • Specify power delivery systems for high-density, multi-kilowatt platforms: VRM selection, power trees, sequencing, and protection logic
  • Guide system design decisions with awareness of mechanical and thermal constraints to ensure performance, manufacturability, and serviceability
  • Contribute to rack-level management infrastructure: CDU planning, telemetry aggregation, rack controller architecture, and out-of-band control
  • Support bring-up and validation teams in debugging complex issues at the system, rack, and POD levels
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Senior Quantity Surveyor

A respected and fast-growing construction consultancy seeks a Senior Quantity Su...
Location
Location
United Kingdom , London
Salary
Salary:
65000.00 - 75000.00 GBP / Year
https://brandonjames.co.uk Logo
Brandon James
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSc or MSc Degree in Quantity Surveying (RICS Accredited)
  • A strong QS background in a UK Consultancy / PQS firm
  • Property / Real Estate sector experience
  • Excellent Pre & Post Contract Experience
  • MRICS ideally or nearing Chartership
Job Responsibility
Job Responsibility
  • Delivering luxury residential, hotel, commercial office, life sciences, high-end fit-out, and civic schemes
  • Working closely with Directors and blue-chip clients
  • Leading on a range of prestigious, private-sector developments
What we offer
What we offer
  • Travel Allowance
  • Hybrid working options (2x days per week)
  • Varied and prestigious project portfolio
  • 26 days annual leave + bank holidays
  • Private healthcare
  • Company pension
  • Regular social events and a supportive team culture
  • Clear route to Associate Surveyor level
  • Professional Membership Fees Paid
  • Choice of other flexible benefits
  • Fulltime
Read More
Arrow Right

Account Manager

Account Manager – Promotional Merchandise. We’re looking for an Account Manager ...
Location
Location
United Kingdom , Brentwood
Salary
Salary:
35000.00 GBP / Year
asginternational.co.uk Logo
ASG International
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Industry experience – Familiarity with the full product lifecycle of promotional items such as lanyards, mugs, pens, apparel, tech products, and stationery
  • Brand connections – Experience working with global brands in Retail, Fashion, or FMCG is a plus
  • A proactive mindset – self-starter who enjoys autonomy but thrives in a collaborative, fast-paced environment
Job Responsibility
Job Responsibility
  • Manage projects for leading blue-chip clients
What we offer
What we offer
  • Work with major brands
  • Creative & growing company
  • Sustainability & innovation
  • Career growth – Opportunities to take ownership of projects, grow into leadership, and collaborate across departments
  • Modern workplace – We embrace the latest tech, promote equality, and support a flexible work culture
Read More
Arrow Right

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right
New

Principal Physical Design Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s in electrical or computer engineering or related field with 15+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead a team in defining implementation and execution plan for a schip/SOC
  • Execute the plan for successful tapeout by working with various stakeholders (RTL, IP, Methodology, DFT, Architecture etc)
  • Drive the to achieve the best performance, power, and area (PPA) for AI system-on-chips (SOCs)
  • Optimizing technology, libraries, physical design, RTL design, and architecture
  • Leading the team in defining the implementation and execution plan for a subchip/SOC
  • Collaborating with various stakeholders such as RTL designers, IP teams, Methodology experts, DFT engineers, and Architects to ensure a cohesive plan
  • Executing the defined plan to ensure successful tapeout of the subchip/SOC
  • Driving the team to achieve the best performance, power, and area (PPA) for AI system-on-chips
  • Optimizing technology choices, libraries, physical design methodologies, RTL design strategies, and architectural decisions to meet performance targets
  • Ensuring that the physical design aspects align with the overall project goals and timelines
  • Fulltime
Read More
Arrow Right

Senior Manager, ASIC Engineering

Manage design & verification team for large, complex high-speed ASICs for HPE's ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Electrical Engineering or equivalent field
  • Minimum of 10+ years of ASIC experience
  • Prior engineering management experience
  • Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills
  • Proven leadership and communication skills
  • Networking experience is highly desirable
  • Track record of successfully managed/lead multiple ASIC's from start to finish
  • Ability to hire, retain and develop high performance teams
Job Responsibility
Job Responsibility
  • Manage design & verification team for large, complex high-speed ASICs for HPE's next generation of networking products
  • Technically lead a team of engineers to successfully deliver chip from specification to tapeout
  • Create and maintain schedule
  • Work closely with logic designers, software developers
  • Mentor junior engineers with the verification flow, strategy
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive benefits suite supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right

Service & Commissioning Engineer

Madrid is fast becoming one of Europe’s key data centre hubs – and with liquid c...
Location
Location
Spain , Madrid
Salary
Salary:
60000.00 - 70000.00 EUR / Year
perigonsearch.co.uk Logo
Perigon Search
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in HVAC, mechanical, or AC engineering – ideally in commissioning or field service
  • Solid understanding of chilled water and hydronic systems
  • Comfortable with BMS/PLC integration and technical documentation
  • Confident working in active, customer-facing environments
  • Willing to travel when needed – mostly Spain and EU sites
Job Responsibility
Job Responsibility
  • Lead the commissioning and support of liquid-to-chip and liquid-to-liquid cooling systems across high-performance data centre environments
  • Thermal testing and system fine-tuning
  • Troubleshooting controls
  • Preparing handover documentation
  • Cover the full lifecycle
What we offer
What we offer
  • 35 days’ paid leave (including public holidays)
  • Private healthcare, income protection, life and critical illness cover
  • 6% employer pension contribution
  • Long-term development opportunities with a global organisation
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy