CrawlJobs Logo

ASIC Verification - Team Lead

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Santa Clara

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

139900.00 - 274800.00 USD / Year

Job Description:

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate, high-energy engineers to help achieve that mission. The Data Processing Unit (DPU) team brings together state-of-the-art software and hardware expertise to create a highly programmable and high-performance ASIC with the capability to efficiently handle large data streams. Thanks to its integrated design, this solution empowers teams to operate with increased agility and deliver significantly superior performance compared to CPU-based alternatives. DPU Silicon engineers have the opportunity to work on a wide range of exciting technologies including PCIe, DDR, processors and custom accelerators.

Job Responsibility:

  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Leads development of the performance model
  • Organizes analysis of workload information to identify performance bottlenecks
  • Collaborates across functions to propose architectural/microarchitectural changes and provide quantitative justification
  • Leads verification of correlation of system on chip (SoC) performance models to RTL implementation
  • Post-Silicon Validation
  • Drives development of tools/scripts and guides team to implement silicon debug tools and capabilities, such as crash dumps, register dumps, triggers and tracing, and closed chassis/remote debug
  • Develops comprehensive, full-chip validation strategy, requirements, environments, tools, and methodologies, including debug board, hardware/software, and lab requirements
  • Organizes creation of content to run on both bare metal and operating system (OS) environments (e.g., synthetic system on chip (SoC) validation targeting Core, Coherency, Memory, Input/Output (I/O), Accelerators, Security)

Requirements:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
  • Experience with coverage-driven verification, functional coverage, and code coverage analysis
  • Execute simulations using industry-standard tools/languages (e.g., SystemVerilog, Perl, C/C++, Assembly, UVM, VCS, Simvision) and analyze results to identify and resolve design issues
  • Understanding of digital design, computer architecture (ARM, RISC-V, MIPS), and verification methodologies
  • Familiarity with AMBA protocols (AXI, AHB, APB), ethernet and PCIE interfaces
  • Collaborate with cross-functional teams to define verification scope, coverage goals, and debug strategies
  • Document verification methodologies, test results, and debug findings for internal reviews and compliance
  • Participate in design reviews, contribute to architecture discussions, and support post-silicon validation efforts
  • Debugging skills and ability to work independently in a fast-paced environment

Additional Information:

Job Posted:
January 31, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Verification - Team Lead

Lead IP/SOC Verification

In this high-profile role, the Lead IP/SOC Verification will be the overall desi...
Location
Location
United States , Folsom
Salary
Salary:
171200.00 - 256800.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience focused on IP and/or SOC verification with successful completion of multiple ASICs that are in production
  • Requires proven track record in technical leadership. This includes planning, execution, tracking, verification closure, and delivery to programs
  • Requires strong experience with development of UVM, SystemVerilog, C/C++ and Scripting Languages
  • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Good understanding of code and functional coverage, ability to influence coverage improvement with design and verification teams
  • Good understanding of requirements management, documentation management, and defect management
  • Ability to grasp concepts during discussions and turn minutes into action items
  • Able to communicate concepts and processes with stakeholders
  • Analytical, self-motivated, organized, detailed-oriented and results-oriented
  • Excellent interpersonal skills including the ability to work well with multiple people and teams, ability to communicate progress to team members on a regular basis
Job Responsibility
Job Responsibility
  • Closely work with designers and architect to come up with features, verification and execution plans
  • Own and lead verification quality for GFXIP projects
  • Engage with IP and SOC teams to drive closure to verification strategy
  • Working with architects and verification leads and driving quality test plan specifications
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the complex features and impact to System level/SOC environment
  • Developing verification strategy, infrastructure and needed improvements
  • Driving Pre and post Si verification closure to meet schedule with quality
  • Leading Post Si verification activities to drive triage with FW, SW, IP, SOC and various teams. Plug holes appropriately to improve quality of the IP
  • Working with each domain (sub-system) lead and guide them to get better quality and verification outcome
  • Automating workflows in a distributed compute environment
  • Fulltime
Read More
Arrow Right

Senior ASIC verification Engineer

We are looking for a new ASIC Verification Engineer to become part of the future...
Location
Location
Costa Rica , Heredia
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

ASIC Engineer Staff

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSEE or BSEE is required
  • At least 5 years of ASIC Verification Experience
  • ASIC Verification using SystemVerilog
  • Experience in constrained-random verification
  • Experience with verification methodology like OVM/VMM/UVM
  • Perl/Tcl scripting
  • Experience verifying networking protocols such as Ethernet
  • Strong problem solving and ASIC debugging skills
Job Responsibility
Job Responsibility
  • Provide technical expertise and lead project teams of Electronic and VLSI engineers
  • Review and evaluate designs for compliance with VLSI technology guidelines
  • Provide VLSI-specific expertise to cross-organization projects
  • Provide leadership to project teams of VLSI engineers
  • Provide guidance and mentoring to less experienced staff
  • Drive VLSI innovation and integration of new technologies
  • Architect and develop block level verification environments using System Verilog and UVM methodology
  • Define, architect, code, and deliver verification suites/tests for ASICs
  • Verify large ASIC blocks independently and sign off for tape-out
  • Work closely with logic designers to resolve bugs and software developers
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive suite of benefits supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right
New

Asic Verification Lead

Eviden is searching for a Asic Verification Lead to join our dynamic team.
Location
Location
Spain , Madrid or Barcelona
Salary
Salary:
Not provided
eviden.com Logo
Eviden
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years experience
  • Bachelor's Degree (BE / BTech) or Master's Degree (ME / MTech)
  • Integrating ASIC functional verification team
  • Experience with ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance ('big data' and 'exascale') servers
  • Using 'Constraint-Random, Coverage Driven' functional verification methodologies underlying UVM verification framework to ensure full and effective verification of complex ASIC
  • Participated in the successful verification of a complex SoC or ASIC
  • Mastering UVM or equivalent verification methodology
Job Responsibility
Job Responsibility
  • Acquire knowledge of the architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design teams
  • Participate in defining overall verification strategies and methodologies, and the required simulation environments. Develop, maintain and publish verification specifications
  • Write and perform closely test plans with the logical design team
  • Develop coverage models and verification environments using UVM-SystemVerilog / C ++
  • Monitor, analyze and debug simulation errors
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time
  • Submit recommendations on tools and methodologies to develop to improve productivity
  • Mentor junior engineers on how to produce a maintainable and reusable code across projects
Read More
Arrow Right

Senior VLSI/ASIC Verification Engineer

Verifies, Designs, analyzes, develops, modifies and evaluates VLSI/ASIC componen...
Location
Location
United States , Roseville
Salary
Salary:
130500.00 - 300000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI/ASIC principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI/ASIC components, integrated circuitry, architectures and algorithms into VLSI/ASIC solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI/ASIC design or VLSI/ASIC concepts
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools.
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI/ASIC engineers and internal and outsourced development partners responsible for all stages of VLSI/ASIC design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI/ASIC technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI/ASIC-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI/ASIC engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI/ASIC prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI/ASIC design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI/ASIC innovation and integration of new technologies into projects and activities in the design organization.
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 years of experience in digital ASIC/SOC design verification
  • 4 to 5 years manager experiences on ASIC/SOC design and verification
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Strong system and software engineering background
  • Strong communications skills
  • Strong analytic and problem-solving skills
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talents
  • Lead team, meet schedule commitments and provide strong support to various SoC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right

Senior Staff Silicon Design Engineer

Push Boundaries, Deliver Innovation and Change the World! In this role you will ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong analytical and problem solving skills with a pronounced attention to detail
  • Strong communication, mentoring and leadership skills
  • Skilled at driving team and tasks from start to completion with superior quality
  • Can work well with cross functional teams
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering
Job Responsibility
Job Responsibility
  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • involve technically in the porting/creation of the DV environment for the new design, block and IP level test plan creation and implementation, coverage analysis, and regression cleanup
  • work independently on various DV tasks and providing technical guidance to the DV team, or even lead a big DV task inside team or cross team
Read More
Arrow Right