CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

ASIC Verification - Team Lead

United States, Santa Clara 139900.00 - 274800.00 USD / Year · Job Posted January 31, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate, high-energy engineers to help achieve that mission. The Data Processing Unit (DPU) team brings together state-of-the-art software and hardware expertise to create a highly programmable and high-performance ASIC with the capability to efficiently handle large data streams. Thanks to its integrated design, this solution empowers teams to operate with increased agility and deliver significantly superior performance compared to CPU-based alternatives. DPU Silicon engineers have the opportunity to work on a wide range of exciting technologies including PCIe, DDR, processors and custom accelerators.

Job Responsibility

  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Leads development of the performance model
  • Organizes analysis of workload information to identify performance bottlenecks
  • Collaborates across functions to propose architectural/microarchitectural changes and provide quantitative justification
  • Leads verification of correlation of system on chip (SoC) performance models to RTL implementation
  • Post-Silicon Validation
  • Drives development of tools/scripts and guides team to implement silicon debug tools and capabilities, such as crash dumps, register dumps, triggers and tracing, and closed chassis/remote debug
  • Develops comprehensive, full-chip validation strategy, requirements, environments, tools, and methodologies, including debug board, hardware/software, and lab requirements
  • Organizes creation of content to run on both bare metal and operating system (OS) environments (e.g., synthetic system on chip (SoC) validation targeting Core, Coherency, Memory, Input/Output (I/O), Accelerators, Security)

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
  • Experience with coverage-driven verification, functional coverage, and code coverage analysis
  • Execute simulations using industry-standard tools/languages (e.g., SystemVerilog, Perl, C/C++, Assembly, UVM, VCS, Simvision) and analyze results to identify and resolve design issues
  • Understanding of digital design, computer architecture (ARM, RISC-V, MIPS), and verification methodologies
  • Familiarity with AMBA protocols (AXI, AHB, APB), ethernet and PCIE interfaces
  • Collaborate with cross-functional teams to define verification scope, coverage goals, and debug strategies
  • Document verification methodologies, test results, and debug findings for internal reviews and compliance
  • Participate in design reviews, contribute to architecture discussions, and support post-silicon validation efforts
  • Debugging skills and ability to work independently in a fast-paced environment
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Verification - Team Lead

8 matching positions

Asic verification lead

Integrating ASIC functional verification team. ASIC developed include network co...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
eviden.com Logo
Eviden
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Participated in the successful verification of a complex SoC or ASIC
  • Mastering UVM or equivalent verification methodology
  • Proficient developer of Constraint-Random / Coverage-Driven verification environments in SystemVerilog / C ++
  • Strong knowledge of simulation tools and coverage database visualization tools
  • Developed test plans that helped identifying sharp functional defects
  • efficiency in problem solving by rapidly identifying their root cause and developing patches or workarounds under tight timing constraints
  • Experienced in improving processes and methodologies
  • Experience in managing tasks for a small team
  • 7 years Required minimum studies
  • Master/Engineer in Electronics and Communication Engineering
Job Responsibility
Job Responsibility
  • Acquire knowledge of the architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design teams
  • Participate in defining overall verification strategies and methodologies, and the required simulation environments. Develop, maintain and publish verification specifications
  • Write and perform closely test plans with the logical design team
  • Develop coverage models and verification environments using UVM-SystemVerilog / C ++
  • Monitor, analyze and debug simulation errors
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time
  • Submit recommendations on tools and methodologies to develop to improve productivity. Mentor junior engineers on how to produce a maintainable and reusable code across projects
Read More
Arrow Right

Asic Verification Lead

Eviden is searching for a Asic Verification Lead to join our dynamic team.
Location
Location
Spain , Madrid or Barcelona
Salary
Salary:
Not provided
eviden.com Logo
Eviden
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years experience
  • Bachelor's Degree (BE / BTech) or Master's Degree (ME / MTech)
  • Integrating ASIC functional verification team
  • Experience with ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance ('big data' and 'exascale') servers
  • Using 'Constraint-Random, Coverage Driven' functional verification methodologies underlying UVM verification framework to ensure full and effective verification of complex ASIC
  • Participated in the successful verification of a complex SoC or ASIC
  • Mastering UVM or equivalent verification methodology
Job Responsibility
Job Responsibility
  • Acquire knowledge of the architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design teams
  • Participate in defining overall verification strategies and methodologies, and the required simulation environments. Develop, maintain and publish verification specifications
  • Write and perform closely test plans with the logical design team
  • Develop coverage models and verification environments using UVM-SystemVerilog / C ++
  • Monitor, analyze and debug simulation errors
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time
  • Submit recommendations on tools and methodologies to develop to improve productivity
  • Mentor junior engineers on how to produce a maintainable and reusable code across projects
Read More
Arrow Right

ASIC Design Team Lead

Location
Location
United States , Home
Salary
Salary:
130611.87 - 239061.79 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor degree in Hardware or Electrical Engineering (EE) with 12-15 years of experience or a Master's degree in Hardware or Electrical Engineering (EE) with 10-13 years of experience or a Ph.D in Hardware or Electrical Engineering (EE) with 10+ years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Lead a team of ASIC design engineers to create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verify the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) and reset domain crossing (RDC) verification
  • Perform Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Help the design team run static timing analysis and power analysis after the CTS and place and route
  • Packaging and an evaluation board for the physical chip must also be performed
  • Supervise the development and maintenance of technical procedures, documentation, and manuals and lead the Design team to compile and analyze operational data and direct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs as well as other optional benefit elections
  • Fulltime
Read More
Arrow Right

Vlsi Design Verification Manager - Slingshot Asic Team

Hewlett Packard Enterprise is seeking a VLSI Design Verification Manager to lead...
Location
Location
United States , Ft. Collins
Salary
Salary:
142000.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
  • Typically 10+ years of experience in VLSI design verification, with strong hands-on background in pre-silicon DV
  • Strong understanding of SystemVerilog and UVM-based verification methodologies
  • Demonstrated technical leadership in design verification
  • Ability to lead engineers through influence, technical credibility, mentorship, and clear communication
  • Experience with verification planning, coverage-driven verification, regression management, and sign-off readiness
  • Proficiency with DV workflows using industry EDA simulation tools
  • Strong analytical and problem-solving skills
  • Excellent written and verbal communication skills
  • Ability to operate effectively in a multi-site, cross-functional engineering environment
Job Responsibility
Job Responsibility
  • Provide leadership and direction for a team responsible for all phases of pre-silicon design verification, including verification planning, testbench development, coverage closure, regression management, and sign-off reviews
  • Define, own, and evolve design verification methodology, ensuring consistent, high-quality verification practices across block, subsystem, and full-chip scopes
  • Ensure development of robust SystemVerilog/UVM-based environments, including stimulus, scoreboards, checkers, assertions, and functional coverage
  • Drive regression health, failure triage, root-cause isolation, and closure of design issues in close collaboration with logic design and architecture teams
  • Manage project deliverables, schedules, and staffing to meet program milestones and quality goals
  • Recruit, mentor, and develop engineers
  • set performance expectations and support career growth across junior through senior levels
  • Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows
  • Communicate verification status, risks, and readiness clearly to management and cross-functional partners
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

DDR Lead Verification Engineer

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging RTL code using simulation tools
  • Experience with memory controllers, dfi, dram memory models(ddr4/5, lpddr4/5, hbm, NVDIMM) and/or ddr phys is added advantage
  • ASIC design verification experience with 7+Years
  • Hands on experience in developing complex UVC
  • Good debugging skill and good knowledge of verification tool and methodology
  • Hands on experience with coverage planning, coding, and coverage closure
  • Should have worked on developing testplan at module level/IP level /Chip-level project
  • Mentoring Juniors and ensuring that the team achieves technical goals with high quality
  • Scripting language experience: Perl, Ruby, Makefile, shell preferred
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Fulltime
Read More
Arrow Right

GPU/GFX IP - Verification Lead

We are currently seeking a highly skilled verification engineer for GFX Verifica...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min 8 years of experienced in ASIC verification
  • Must be proficient in Verilog and System Verilog language
  • Must be good at C/C++ programming and working in Linux and Windows environments
  • Must have ASIC design knowledge and be able to debug Verilog RTL code using simulation/emulation tools and do test plan, test creation and triage, coverage, and assertion etc
  • Be proficient of script language like Perl, Python
  • Must demonstrate strong analytical thinking and problem-solving skills with an excellent attention to detail
  • Must have good English hearing, speaking, reading, and writing capabilities
  • Must have good teamwork and interpersonal skills
  • Must be a self-starter, and able to independently drive tasks to completion
  • Good teamwork and communications skills are required
Job Responsibility
Job Responsibility
  • Working with all partners such as lead architects and block design teams to understand features to be implemented and verified
  • Developing robust test plan for both synthetic testing and real workload trace
  • Debug verification test failures, working with the design team to accurate defects
  • Make sure AMD next generation GFXIP can meet performance/power/function expectation
Read More
Arrow Right

Asic Verification Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
United States , Roseville
Salary
Salary:
153500.00 - 310500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Experience with scripting languages (Python, PERL, TCL or equivalent)
  • Experience with software programming languages (C
  • C++)
  • Experience with Verilog/System Verilog
  • Proficient in UVM methodologies
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

Meet the Team: The Common Hardware Group (CHG) delivers the silicon, optics, and...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right