CrawlJobs Logo
Hewlett Packard Enterprise Logo Hewlett Packard Enterprise · IT - Software Development

Asic Verification Engineer

United States, Roseville 153500.00 - 310500.00 USD / Year · Job Posted February 16, 2026
Apply Position
Job Link Share

Job Description

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation, and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits. Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions. May direct support personnel in the preparation of detailed design, design testing and prototype fabrication.

Job Responsibility

  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Experience with scripting languages (Python, PERL, TCL or equivalent)
  • Experience with software programming languages (C
  • C++)
  • Experience with Verilog/System Verilog
  • Proficient in UVM methodologies
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI design or VLSI concepts
  • Experience in executive written and verbal communication skills
  • mastery in English and local language

Nice to have

  • Specman knowledge is a plus
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools

What we offer

  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
Hewlett Packard Enterprise - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Asic Verification Engineer

8 matching positions

New

Asic Verification Engineer

Develop and maintain ASIC verification environments using SystemVerilog and UVM ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related field (BSEE/MSEE)
  • 3+ years of experience in ASIC/SoC verification
  • Strong expertise in SystemVerilog-based ASIC verification
  • Hands-on experience with UVM, OVM, or VMM verification methodologies
  • Knowledge of constrained-random verification techniques
  • Experience with simulation and debugging using tools such as VCS or NC/Xcelium
  • Solid understanding of functional coverage, code coverage, and verification signoff processes
  • Strong ASIC debugging, problem-solving, and root-cause analysis skills
  • Scripting experience in Perl, Tcl, Python, and/or Shell scripting
Job Responsibility
Job Responsibility
  • Develop and maintain ASIC verification environments using SystemVerilog and UVM methodologies
  • Architect and implement block-level, subsystem-level, and full-chip verification environments
  • Create, execute, and deliver comprehensive verification test suites for ASIC designs
  • Perform functional verification using industry-standard simulators such as VCS and NC/Xcelium
  • Verify complex ASIC blocks independently and drive them to tape-out signoff
  • Analyze and close code coverage, functional coverage, and support gate-level simulations (GLS)
  • Debug and resolve design issues by collaborating closely with RTL designers and software/firmware teams
  • Enhance verification productivity by developing Perl, Python, Tcl, or Shell scripts for automation and infrastructure improvements
  • Contribute to the adoption and application of advanced verification methodologies, including constrained-random verification and UVM-based verification flows
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

ASIC Verification Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • ASIC Verification using System Verilog
  • Experience in constrained-random verification is a strong plus
  • Experience with verification methodology like OVM/VMM/UVM
  • Perl/Tcl scripting is strongly preferred
  • Experience verifying networking protocols such as Ethernet is desirable
  • Strong problem solving and ASIC debugging skills
  • MSEE or BSEE is required with 5 plus of experience
Job Responsibility
Job Responsibility
  • Architect and Develop block level verification environments for sub-system and full chip using System Verilog and UVM methodology
  • Define, architect, code, and deliver verification suites/tests for ASICs that enable faster, denser, feature-rich systems
  • Verify large ASIC blocks independently and rapidly and sign off them for tape-out with analysis of code coverage, functional coverage and Gate level simulation
  • Work closely with logic designers to resolve bugs and software developers to assist in software and bring-up development
  • Develop Perl, Python and/or shell scripts to improve current verification infrastructure/methodology
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
Read More
Arrow Right

Experienced Engineer - ASIC Verification

We are starting a new Silicon R&D center in Bangalore. Join our team as we pione...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in electrical or computer engineering
  • 5+ years industry experience in ASIC IP verification using SystemVerilog and UVM
  • Experience in developing creating directed/randomized test cases
  • Experience in implementing scoreboards, checkers, bus functional models within UVM environments
  • Experience with AMBA-based designs such as AXI and CHI
  • Experience with SystemVerilog Assertions
  • Experience with Cadence or Synopsys verification suites
  • Team-oriented, prioritizing team success within the team, across teams, and across sites over individual results
  • Experienced at communicating and meeting expectations within and across teams in an agile environment
  • High attention to detail and commitment to quality
Job Responsibility
Job Responsibility
  • Take part in the verification of designs, whether at the block or subsystem level
  • Participate in defining and implementing UVM-based test environments
  • Support the creation of Verification Strategies and contribute to the development and execution of Verification Plans
  • Develop, run, and debug test cases to ensure design quality
  • Contribute to the improvement and optimization of verification methodologies
  • Generate documentation throughout the verification lifecycle
  • Collaborate closely with other verifiers, designers, and architects
  • Build competence in the technical domain
  • Engage in cross-team collaboration to ensure successful project delivery
What we offer
What we offer
  • Creative Freedom
  • Global Impact
  • Work-Life Balance
  • Professional Growth
  • An international work environment with opportunities for professional growth and development
  • A collaborative and inclusive culture that values diversity and innovation
Read More
Arrow Right

Experienced Engineer - ASIC Verification

We are starting a new Silicon R&D center in Bangalore. Join our team as we pione...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in electrical or computer engineering
  • 5+ years industry experience in ASIC IP verification using SystemVerilog and UVM
  • Experience in developing creating directed/randomized test cases
  • Experience in implementing scoreboards, checkers, bus functional models within UVM environments
  • Experience with AMBA-based designs such as AXI and CHI
  • Experience with SystemVerilog Assertions
  • Experience with Cadence or Synopsys verification suites
  • Team-oriented, prioritizing team success within the team, across teams, and across sites over individual results
  • Experienced at communicating and meeting expectations within and across teams in an agile environment
  • High attention to detail and commitment to quality
Job Responsibility
Job Responsibility
  • Take part in the verification of designs, whether at the block or subsystem level
  • Participate in defining and implementing UVM-based test environments
  • Support the creation of Verification Strategies and contribute to the development and execution of Verification Plans
  • Develop, run, and debug test cases to ensure design quality
  • Contribute to the improvement and optimization of verification methodologies
  • Generate documentation throughout the verification lifecycle
  • Collaborate closely with other verifiers, designers, and architects
  • Build competence in the technical domain
  • Engage in cross-team collaboration to ensure successful project delivery
What we offer
What we offer
  • Creative Freedom
  • Global Impact
  • Work-Life Balance
  • Professional Growth
  • An international work environment with opportunities for professional growth and development
  • A collaborative and inclusive culture that values diversity and innovation
Read More
Arrow Right

Sr ASIC Design Verification Engineer (NetSec)

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in EE, CE, or CS required or equivalent military experience required - MSEE preferred
  • Minimum 5 years experience in ASIC design verification
  • Demonstrated success in taking multiple ASIC products from concept to mass production
  • Expertise in SystemVerilog and UVM Technical strength in the following areas is required
  • Defining test plans, including comprehensive adversarial testing
  • Developing rich functional coverage models
  • Creating powerful and scalable test benches Implementing sophisticated self-checking infrastructure with reference models and scoreboards
  • Developing reusable constrained-random tests
  • Debugging failures
  • Closing coverage
Job Responsibility
Job Responsibility
  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
  • Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
  • Develop flows, methodologies, and infrastructure for emulation
  • Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
  • Define new tools and methodologies to continuously improve quality and velocity
  • Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification
What we offer
What we offer
  • restricted stock units and a bonus
  • A description of our employee benefits may be found here
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

Meet the Team: The Common Hardware Group (CHG) delivers the silicon, optics, and...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platf...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

Senior ASIC Design Verification Engineer

Drive advanced verification using UVM methodology to validate complex ASIC featu...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 15+ years of experience in ASIC Verification using SystemVerilog
  • Strong expertise in UVM (preferred), OVM, or VMM methodologies
  • Experience in constrained-random verification
  • Hands-on experience with ASIC debugging and problem-solving
  • Proficiency with simulation tools like VCS / NC-Sim
  • Strong scripting skills in Perl / Tcl (Python is a plus)
  • Exposure to networking protocols (e.g., Ethernet) is desirable
  • Demonstrated technical leadership and ownership mindset
  • B.E/B.Tech or M.E/M.Tech in Electronics or related field
Job Responsibility
Job Responsibility
  • Drive advanced verification using UVM methodology to validate complex ASIC features
  • Architect and develop block, subsystem, and full-chip verification environments using SystemVerilog and UVM
  • Define, design, and execute verification plans and test suites for ASICs
  • Perform verification using simulation tools (VCS / NC-Sim or equivalent)
  • Own end-to-end verification of large ASIC blocks, including coverage analysis and tape-out sign-off
  • Perform functional coverage, code coverage, and gate-level simulations (GLS)
  • Collaborate with RTL designers for debugging and software teams for bring-up and validation
  • Enhance verification infrastructure through automation using Perl, Python, or Shell scripting
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right