CrawlJobs Logo
Sandisk Logo Sandisk · IT - Software Development

ASIC RTL Design Engineer

India, Bangalore · Job Posted December 11, 2025
Apply Position
Job Link Share

Job Description

Are you ready to push the boundaries of what's possible in technology? Join the trailblazers at Sandisk, as an ASIC RTL Design Engineer, you will be at the forefront of designing high-performance ASICs. By leveraging your expertise in RTL design and modern tools like GitHub Copilot, you will enhance the design process and productivity. You will collaborate with cross-functional teams to deliver groundbreaking solutions that meet our high standards of quality and performance

Job Responsibility

  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design

Requirements

  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities

Nice to have

  • Experience in low-power design techniques and methodologies
  • Prior knowledge with storage ASICs is a plus
  • Familiarity with high-speed interfaces (e.g., USB, SD Express, Compact Flash, PCIe, DDR)
  • Familiarity in leveraging AI tools, including GitHub Copilot, for design and development
Sandisk - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC RTL Design Engineer

8 matching positions

Asic Rtl Design Engineer

Location
Location
United States , Austin
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in Electrical or Computer Engineering
  • Several years of hands-on, in industry RTL design experience at block and/or top level
  • Solid foundation in digital logic design
  • Strong command of C/C++, TCL, and/or Python
  • Proficiency in SystemVerilog, Verilog, or VHDL
  • Deep understanding of clock domain crossing (CDC) and static timing analysis (STA)
  • Hands-on experience with RTL linting and CDC tools — Synopsys SpyGlass and its peers
Job Responsibility
Job Responsibility
  • Write and verify RTL — clean, purposeful, production-bound code
  • Take designs from specification all the way to silicon CMOS circuitry
  • Analyze and optimize circuits on advanced process nodes
  • Wield state-of-the-art EDA tools to design and verify complex ASICs
  • Partner with engineers across disciplines on cross-functional initiatives
  • Collaborate with the backend team to close on synthesis, area, and timing
What we offer
What we offer
  • Annual bonus opportunity
  • Choice of three medical plan options
  • Dental plan option
  • Company credits for medical and dental premiums
  • 401(K) Plan with automatic 3% company contribution and matching contributions
  • Basic life insurance and basic accidental death and dismemberment coverage
  • Short-term and long-term disability coverage
  • Stock Purchase Plan
  • Minimum of 15 days of accrued vacation
  • Up to 3 personal days per year
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (FPGA-RTL Design)

The FPGA design team, part of the (VHS) group is responsible for developing a wi...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech/M.Tech in Electrical Engineering, Computer Engineering, or equivalent
  • 5 to 7 years of hands-on experience in RTL logic design
  • Strong SystemVerilog expertise
  • SV/UVM-based simulation knowledge is a plus
  • Experience in multi-clock, high-frequency, and high-performance digital designs
  • Familiarity with synthesis, STA, and optimization flows
  • FPGA development experience (Vivado / Synplify) is an advantage
  • Simulation and verification experience using NCSim, VCS, or equivalent tools
  • Knowledge of standard storage interfaces such as eMMC or UFS is a strong advantage
  • Scripting experience with Python/Perl for automation
Job Responsibility
Job Responsibility
  • Complex logic blocks & IPs design
  • Work in a multi-disciplinary environment with a variety of complex interfaces
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

This is a hybrid role with four days per week at Cisco's Yerevan office. Meet th...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of industry experience in ASIC digital design
  • Proficient in Verilog/System Verilog coding
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification)
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories
  • Ability to write scripts using Python, Tcl, Make
  • Good communications skills, self-motivated and well-organized
Job Responsibility
Job Responsibility
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification
  • Sub-system/SoC integration and verification
  • Review/enhancement of RTL codes
  • Improve flows and methodologies to streamline IP/SoC development and integration
  • Work closely with the verification team for complex debugs to resolve verification failures
  • Close interaction with physical design team to reach better physical design QoR
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

This is a hybrid role with four days per week at Cisco’s Yerevan office. Join th...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6+ years of industry experience in ASIC digital design
  • Proficient in Verilog/System Verilog coding
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification)
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories
  • Ability to write scripts using Python, Tcl, Make
Job Responsibility
Job Responsibility
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification
  • Sub-system/SoC integration and verification
  • Review/enhancement of RTL codes
  • Improve flows and methodologies to streamline IP/SoC development and integration
  • Work closely with the verification team for complex debugs to resolve verification failures
  • Close interaction with the physical design team to reach better physical design QoR
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

Join the Silicon One Team at Cisco in Armenia, a group at the forefront of devel...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6+ years of industry experience in ASIC digital design
  • Proficient in Verilog/System Verilog coding
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification)
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories
  • Ability to write scripts using Python, Tcl, Make
Job Responsibility
Job Responsibility
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification
  • Sub-system/SoC integration and verification
  • Review/enhancement of RTL codes
  • Improve flows and methodologies to streamline IP/SoC development and integration
  • Work closely with the verification team for complex debugs to resolve verification failures
  • Close interaction with the physical design team to reach better physical design QoR
  • Fulltime
Read More
Arrow Right