CrawlJobs Logo

ASIC Lead

block.xyz Logo

Block

Location Icon

Location:
United States , Bay Area

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

368500.00 - 552700.00 USD / Year

Job Description:

Proto is accelerating the world's transition to an open economy with products that increase access and independence for everyone. We're building Bitkey, a simple and safe self-custody bitcoin wallet that will put customers in control, as well as hardware and software that will help decentralize bitcoin mining and enable new and innovative use cases for bitcoin mining. Within Proto, our Bitcoin Products team delivers the product and go-to-market strategy, software, firmware, and custom silicon needed to make Bitkey and our ambitious mining initiatives a reality. As the ASIC Lead, you'll lead a talented team focused on development of a core component of our mining products: the custom silicon that powers both the mining rigs we're building as well as customer-developed systems for new mining applications.

Job Responsibility:

  • Build, grow, and develop the best mining silicon team in the world
  • Lead the end-to-end development process of high-performance mining ASICs, from defining architecture to custom physical design to verification and post-tapeout productionization
  • Identify, understand, and apply new technologies to deliver performance not previously seen in the mining industry
  • Work with the hardware system team to co-design our chip and system for maximum overall performance, including not just power and area efficiency but also best-in-class uptime and reliability
  • Collaborate with the hardware operations team to deliver effectively and predictably at scale, including fostering relationships with key partners to ensure access to key technologies and capacity
  • Cultivate strong, trusting relationship with 3rd party IP and EDA vendors, engineering service providers, OSATs and fabrication houses
  • Communicate clearly, directly, and with empathy at all levels of the organization

Requirements:

  • 15+ years of experience in silicon development from concept to mass production
  • Demonstrated success in leading and managing teams of at least tens of engineers to repeatedly ship custom silicon in high volume
  • Experience working in a small company and/or early stage initiative
  • Experience with advanced technology nodes (at least 3nm)
  • A deep appreciation for technical excellence in your and your team's work
  • An inspiring and contagious sense of urgency in your work and leadership

Nice to have:

Having led geographically-dispersed teams across multiple time zones is a plus

What we offer:
  • Remote work
  • medical insurance
  • flexible time off
  • retirement savings plans
  • modern family planning

Additional Information:

Job Posted:
January 05, 2026

Employment Type:
Fulltime
Work Type:
Remote work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Lead

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right

Lead IP/SOC Verification

In this high-profile role, the Lead IP/SOC Verification will be the overall desi...
Location
Location
United States , Folsom
Salary
Salary:
171200.00 - 256800.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience focused on IP and/or SOC verification with successful completion of multiple ASICs that are in production
  • Requires proven track record in technical leadership. This includes planning, execution, tracking, verification closure, and delivery to programs
  • Requires strong experience with development of UVM, SystemVerilog, C/C++ and Scripting Languages
  • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Good understanding of code and functional coverage, ability to influence coverage improvement with design and verification teams
  • Good understanding of requirements management, documentation management, and defect management
  • Ability to grasp concepts during discussions and turn minutes into action items
  • Able to communicate concepts and processes with stakeholders
  • Analytical, self-motivated, organized, detailed-oriented and results-oriented
  • Excellent interpersonal skills including the ability to work well with multiple people and teams, ability to communicate progress to team members on a regular basis
Job Responsibility
Job Responsibility
  • Closely work with designers and architect to come up with features, verification and execution plans
  • Own and lead verification quality for GFXIP projects
  • Engage with IP and SOC teams to drive closure to verification strategy
  • Working with architects and verification leads and driving quality test plan specifications
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the complex features and impact to System level/SOC environment
  • Developing verification strategy, infrastructure and needed improvements
  • Driving Pre and post Si verification closure to meet schedule with quality
  • Leading Post Si verification activities to drive triage with FW, SW, IP, SOC and various teams. Plug holes appropriately to improve quality of the IP
  • Working with each domain (sub-system) lead and guide them to get better quality and verification outcome
  • Automating workflows in a distributed compute environment
  • Fulltime
Read More
Arrow Right

ASIC Engineer Staff

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSEE or BSEE is required
  • At least 5 years of ASIC Verification Experience
  • ASIC Verification using SystemVerilog
  • Experience in constrained-random verification
  • Experience with verification methodology like OVM/VMM/UVM
  • Perl/Tcl scripting
  • Experience verifying networking protocols such as Ethernet
  • Strong problem solving and ASIC debugging skills
Job Responsibility
Job Responsibility
  • Provide technical expertise and lead project teams of Electronic and VLSI engineers
  • Review and evaluate designs for compliance with VLSI technology guidelines
  • Provide VLSI-specific expertise to cross-organization projects
  • Provide leadership to project teams of VLSI engineers
  • Provide guidance and mentoring to less experienced staff
  • Drive VLSI innovation and integration of new technologies
  • Architect and develop block level verification environments using System Verilog and UVM methodology
  • Define, architect, code, and deliver verification suites/tests for ASICs
  • Verify large ASIC blocks independently and sign off for tape-out
  • Work closely with logic designers to resolve bugs and software developers
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive suite of benefits supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right

Senior Lead – Networking / ASIC SDK Integration

Design, develop, and integrate L2/L3 networking features on high-performance swi...
Location
Location
India , Chennai or Bangalore
Salary
Salary:
Not provided
ambconline.com Logo
AMBC
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Design, develop, and integrate L2/L3 networking features on high-performance switching platforms
  • Perform ASIC SDK integration and porting for networking features using vendor SDKs (Broadcom / Marvell / Mellanox or equivalent)
  • Implement and debug networking features such as ACL, QoS, Multicast, or VXLAN (expertise in at least one is mandatory)
  • Work on packet forwarding path, fast-path and slow-path processing, ensuring optimal performance and reliability
  • Debug and troubleshoot issues across the full stack — ASIC, SDK, NOS, and Linux OS
  • Collaborate with architecture, validation, and hardware teams to deliver production-ready networking solutions
  • Work on Linux-based systems, using debugging tools, logs, traces, and packet analyzers to perform root cause analysis
  • Contribute to system optimization, performance tuning, and technical documentation
  • Guide junior engineers, review code/designs, and take ownership of assigned technical modules
  • Work Experience 4 to 6 years
Job Responsibility
Job Responsibility
  • Design, develop, and integrate L2/L3 networking features on high-performance switching platforms
  • Perform ASIC SDK integration and porting for networking features using vendor SDKs (Broadcom / Marvell / Mellanox or equivalent)
  • Implement and debug networking features such as ACL, QoS, Multicast, or VXLAN (expertise in at least one is mandatory)
  • Work on packet forwarding path, fast-path and slow-path processing, ensuring optimal performance and reliability
  • Debug and troubleshoot issues across the full stack — ASIC, SDK, NOS, and Linux OS
  • Collaborate with architecture, validation, and hardware teams to deliver production-ready networking solutions
  • Work on Linux-based systems, using debugging tools, logs, traces, and packet analyzers to perform root cause analysis
  • Contribute to system optimization, performance tuning, and technical documentation
  • Guide junior engineers, review code/designs, and take ownership of assigned technical modules
Read More
Arrow Right

Staff Engineer - ASIC Development Engineering (DFT)

We are seeking a highly skilled Staff Engineer specializing in ASIC Development ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • 7+ years of experience in ASIC development with a strong focus on DFT
  • Advanced knowledge of ASIC design and development processes
  • Expertise in Design for Testability (DFT) methodologies and techniques
  • Strong programming skills in languages such as Verilog, VHDL, and C++
  • Proficiency in using EDA tools for ASIC design, verification, and testing
  • In-depth understanding of semiconductor manufacturing processes
  • Experience with advanced DFT techniques, including BIST and ATPG
  • Knowledge of low-power design techniques
  • Familiarity with industry standards such as IEEE 1149.1 and IEEE 1500
Job Responsibility
Job Responsibility
  • Lead the development and implementation of DFT architectures for complex ASIC designs
  • Collaborate with cross-functional teams to integrate DFT solutions into the overall ASIC design flow
  • Develop and optimize test patterns using Automatic Test Pattern Generation (ATPG) tools
  • Implement Built-In Self-Test (BIST) solutions for various ASIC components
  • Analyze and improve test coverage, fault coverage, and test time for ASIC designs
  • Troubleshoot and debug DFT-related issues during the design and post-silicon phases
  • Stay current with industry trends and emerging DFT technologies
  • Mentor junior engineers and contribute to the development of best practices and methodologies
  • Participate in design reviews and provide technical guidance to ensure DFT requirements are met
  • Collaborate with external partners and vendors to evaluate and integrate new DFT tools and technologies
  • Fulltime
Read More
Arrow Right

Senior Manager, ASIC Engineering

Manage design & verification team for large, complex high-speed ASICs for HPE's ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Electrical Engineering or equivalent field
  • Minimum of 10+ years of ASIC experience
  • Prior engineering management experience
  • Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills
  • Proven leadership and communication skills
  • Networking experience is highly desirable
  • Track record of successfully managed/lead multiple ASIC's from start to finish
  • Ability to hire, retain and develop high performance teams
Job Responsibility
Job Responsibility
  • Manage design & verification team for large, complex high-speed ASICs for HPE's next generation of networking products
  • Technically lead a team of engineers to successfully deliver chip from specification to tapeout
  • Create and maintain schedule
  • Work closely with logic designers, software developers
  • Mentor junior engineers with the verification flow, strategy
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive benefits suite supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right
New

RTL Design Engineer

Role: RTL Design Engineer. What candidate will Be Doing: Strong expertise on Art...
Location
Location
United States Of America , San Jose
Salary
Salary:
160000.00 - 180000.00 USD / Year
arrow.com Logo
Arrow Electronics
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong expertise on Arteris Design Toolset (Like Mansour Amirfathi)
  • At-least 5+ years of experience in Verilog Design
  • AMBA AXI bus along-with ARM or C based processor
  • Ensure customer satisfaction
  • Reporting to customers on daily or weekly progress effectively
  • NOC Architecture awareness
  • PCIe System Expertise: Deep understanding and hands-on experience in PCIe system architecture, with an emphasis on physical layer design and specification
  • Ensure compliance with PCIe specifications, including but not limited to PIPE interface, LTSSM, 8b/10b and 128b/130b encoding, EIEOS intervals, equalization and electrical idle conditions
  • Deep understanding of PCIe retimer specification
  • Lead silicon bring-up activities, troubleshoot, and debug PCIe related issues
What we offer
What we offer
  • Medical, Dental, Vision Insurance
  • 401k, With Matching Contributions
  • Short-Term/Long-Term Disability Insurance
  • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
  • Paid Time Off (including sick, holiday, vacation, etc.)
  • Tuition Reimbursement
  • Growth Opportunities
  • Fulltime
Read More
Arrow Right