CrawlJobs Logo

Asic Engineer Sr Staff

https://www.hpe.com/ Logo

Hewlett Packard Enterprise

Location Icon

Location:
United States , San Jose

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Employment contract

Salary Icon

Salary:

148000.00 - 340500.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

Hewlett Packard Enterprise is seeking a seasoned Design-for-Test (DFT) Engineer to develop cutting-edge networking silicon technologies. Responsibilities involve defining and implementing DFT architectures for ASICs, collaborating with design teams, conducting silicon failure analysis, and automating analysis workflows.

Job Responsibility:

  • define and implement DFT architecture for high-performance networking ASICs at 3nm and beyond
  • collaborate with RTL and physical design teams to integrate scan, compression, boundary scan, and MBIST features
  • develop and validate ATPG patterns for stuck-at, transition, and path-delay fault models
  • analyze and resolve DFT-related issues including ATPG DRC violations, simulation mismatches, and timing violations
  • apply test constraints and perform STA analysis to ensure timing closure in test modes
  • support silicon bring-up and ATE pattern validation using industry-standard formats (STIL, WGL, SVF)
  • conduct silicon failure analysis and contribute to system-level debug and yield improvement
  • automate DFT flows and analysis using scripting languages such as Perl and Tcl.

Requirements:

  • 10+ years of hands-on DFT experience in ASIC design, preferably in networking or high-speed digital domains
  • deep understanding of fault models: stuck-at, transition, path-delay
  • expertise in scan compression, ATPG, and MBIST architecture
  • experience with Siemens Tessent tools: SSN, JTAG, IJTAG, MBIST, and memory repair
  • proficiency with Synopsys tools: DFT Compiler, DFTMAX, Tetramax, Design Compiler
  • simulation experience with Synopsys VCS and Cadence NC-Verilog
  • timing analysis using PrimeTime and Cadence Tempus
  • able to define test constraints and review STA reports to ensure timing closure in test modes
  • debugging with waveform tools such as Novas and SimVision
  • familiarity with ATE pattern formats (STIL, WGL) and JTAG SVF
  • strong scripting skills in Perl and Tcl for automation and analysis.

Nice to have:

  • experience in silicon bring-up and system-level failure analysis for advanced process nodes (3nm and below)
  • familiarity with high-speed networking protocols and system-level test strategies
  • exposure to yield analysis and production test optimization.
What we offer:
  • health & wellbeing
  • personal & professional development
  • unconditional inclusion
  • competitive compensation, benefits, and career growth opportunities.

Additional Information:

Job Posted:
October 08, 2025

Employment Type:
Fulltime
Work Type:
Hybrid work
Icon
Hewlett Packard Enterprise - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Asic Engineer Sr Staff

Software Engineer Sr Staff

Hewlett Packard Enterprise offers a Software Engineer Sr Staff position in Banga...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or a closely related field
  • 14 to 18 years of experience
  • sound understanding of SONiC architecture and operational experience with the SONiC network operating system
  • experience working with Docker and debugging within environments
  • proficiency in C/C++
  • Python programming skills are an advantage
  • hands-on experience with PTF and SpyTest frameworks for network validation
  • familiarity with Linux system internals and environment
  • strong analytical and problem-solving capabilities
  • thrives in fast-paced, collaborative settings
Job Responsibility
Job Responsibility
  • Design, develop, and maintain new features and enhancements for the SONiC network operating system platform
  • create and execute comprehensive test plans using PTF (Packet Test Framework) and SpyTest to validate infrastructure robustness
  • troubleshoot, debug, and resolve issues within SONiC-based environments
  • collaborate closely with hardware engineers, QA/test teams, and other cross-functional partners to deliver end-to-end solutions
  • participate in code reviews, contribute to architectural discussions, and lead documentation initiatives
  • engage with the SONiC open-source community, tracking ecosystem developments and contributing to community-driven enhancements
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Project Engineering Management, Sr Staff Engineer

As we extend our project management team for High-Performance Computing (HPC) de...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent communication skills, both oral and written, ability to summarize key points in succinct and objective way
  • A background in ASIC Design/Verification/Implementation - preferably digital
  • Excellent organizational and time-management skills, with the ability to manage multiple projects simultaneously
  • Proficiency in project management tools and software, MS Project preferred, PMP certification an advantage
  • Knowledge/experience of developing or using 3rd party IP - preferably digital
  • Proven experience in project management, with a track record of successfully leading semiconductor engineering projects, ideally in ASIC Design/verification
  • Bachelor's or master’s degree in engineering or a related field
  • Strong knowledge of engineering principles and practices
  • At least 6 years of experience
Job Responsibility
Job Responsibility
  • Collaborating with cross-functional teams to define project requirements, scope, and objectives
  • Developing detailed project plans, including timelines, resource allocation, and risk management strategies
  • Monitoring project progress and performance, identifying potential issues, and implementing corrective actions as needed
  • Communicating project status, updates, and milestones to stakeholders, ensuring transparency and alignment
  • Representing R&D on customer relationships, tracking execution to plan, aligning with senior leadership of team on mitigation and escalation management
  • Mentoring and guiding team members, fostering a collaborative and innovative work environment
What we offer
What we offer
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings
Read More
Arrow Right

Project Engineering Management, Sr Staff Engineer

At Synopsys, we drive the innovations that shape the way we live and connect. Ou...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent communication skills, both oral and written, ability to summarize key points in succinct and objective way
  • A background in ASIC Design/Verification/Implementation - preferably digital
  • Excellent organizational and time-management skills, with the ability to manage multiple projects simultaneously
  • Proficiency in project management tools and software, MS Project preferred, PMP certification an advantage
  • Knowledge/experience of developing or using 3rd party IP - preferably digital
  • Proven experience in project management, with a track record of successfully leading semiconductor engineering projects, ideally in ASIC Design/verification
  • Bachelor's or master’s degree in engineering or a related field
  • Strong knowledge of engineering principles and practices
  • At least 6 years of experience
Job Responsibility
Job Responsibility
  • Collaborating with cross-functional teams to define project requirements, scope, and objectives
  • Developing detailed project plans, including timelines, resource allocation, and risk management strategies
  • Monitoring project progress and performance, identifying potential issues, and implementing corrective actions as needed
  • Communicating project status, updates, and milestones to stakeholders, ensuring transparency and alignment
  • Representing R&D on customer relationships, tracking execution to plan, aligning with senior leadership of team on mitigation and escalation management
  • Mentoring and guiding team members, fostering a collaborative and innovative work environment
What we offer
What we offer
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings
Read More
Arrow Right

Staff/ Sr Staff RTL Design Engineer

Synopsys software engineers are key enablers in the world of Electronic Design A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3-5 years of relevant experience in ASIC digital design and verification
  • Proficiency in RTL simulation, logic synthesis, and timing verification tools
  • Deep expertise in UVM, SystemVerilog, and protocol verification (e.g., IEEE1500, IEEE1687, AXI, AMBA)
  • Hands-on experience with VIPs and transactors in simulation and emulation environments
  • Strong understanding of DFT architectures, interconnects, and cache coherency protocols
  • Familiarity with debug tools such as Verdi and workflows for performance analysis
  • Programming skills in SystemVerilog, UVM, Verilog, C/C++, Python, and scripting languages like Tcl
  • Experience with EDA tools such as VCS, Verdi, and DC, and methodologies including VC Auto-Testbench and protocol compliance checking
Job Responsibility
Job Responsibility
  • Developing and modeling RTL logic in Verilog for embedded memory test and SLM IP blocks
  • Performing digital design validation and functional verification at both block and SoC levels
  • Executing logic synthesis, static timing analysis, and generating fault coverage reports to ensure robust designs
  • Applying DFT (Design-for-Test) expertise for comprehensive memory and logic testing
  • Identifying and troubleshooting design timing and DFT functional issues to optimize chip performance
  • Utilizing and scripting in languages such as Tcl to automate design and verification workflows
  • Defining architecture, logic, test bench designs, and embedded software functions for advanced test and analytics
  • Developing and maintaining technical collateral including test suites, protocol documentation, and debug guides
  • Collaborating with R&D and marketing teams to define new features, drive enhancements, and align product roadmaps
  • Delivering product training, managing customer support cases, and ensuring turnaround time (TAT) metrics are met or exceeded
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

ASIC Digital Design, Sr Staff Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6-10 years of hands-on experience in FPGA design and verification, with a focus on IP-level functional verification
  • Proficiency in Verilog and MATLAB for digital design, verification, and FPGA prototyping with logical synthesis flows
  • Strong programming and scripting skills for test automation and data analytics (Python, C/C++, TCL)
  • Strong understanding of digital and mixed-signal circuit evaluation, troubleshooting, and performance optimization techniques
  • Ability to interpret and apply digital architecture and SerDes standards documentation to develop robust verification solutions
  • Excellent technical documentation skills to ensure clear communication and knowledge transfer
Job Responsibility
Job Responsibility
  • Interpreting SerDes standards and digital, analog, and firmware architecture documents to develop verification environments and regression testcases in MATLAB
  • Evaluating and troubleshooting digital and mixed-signal circuits to ensure optimal performance and resolve complex design challenges
  • Collaborating with digital, firmware, and analog teams to solve verification challenges and improve design methodologies
  • Adapting and debugging internal verification environments to effectively replicate challenging scenarios
  • Identifying and implementing process improvements to enhance efficiency in design procedures and methodologies
  • Documenting verification environments, plans, and procedures to ensure clear communication and knowledge sharing across teams
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Sr Channel Sales Manager, Midwest

As a Channel Sales Manager, you'll be pivotal in scaling Verkada's reach and imp...
Location
Location
United States , Chicago; Michigan; Minneapolis; Wisconsin
Salary
Salary:
155000.00 - 175000.00 USD / Year
verkada.com Logo
Verkada
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4+ years of channel sales or partner management experience
  • Strong track record of building new business via Security Integrators or IT VAR partners
  • Strategic & creative thinking with a process-driven approach
  • Ability to influence and engage across all levels
  • Technical fluency
  • Proficiency in Salesforce, Excel, and business intelligence tools
  • Strong verbal and written communication skills
  • Local to the Midwest
  • Open to 50% travel across the Midwest (with some national travel)
  • Must be independently authorized to work in the U.S.
Job Responsibility
Job Responsibility
  • Drive net new pipeline with net new end-user customers through strategic reseller partners
  • Execute regional channel strategy
  • Develop and manage a focused partner business plan
  • Train and enable partner executives, sales teams, and technical stakeholders
  • Collaborate cross-functionally with internal sales, marketing, and pre-sales teams
  • Conduct regular QBRs and ad-hoc business reviews
  • Strengthen the channel ecosystem
  • Drive awareness and demand through regional events
  • Own the full lifecycle of partner engagement in your region.
What we offer
What we offer
  • Healthcare programs with premiums 100% covered for employee
  • Nationwide medical, vision and dental coverage
  • Health Saving Account (HSA) with annual employer contributions
  • Flexible Spending Account (FSA)
  • Expanded mental health support
  • Paid parental leave policy & fertility benefits
  • Flexible PTO and personal sick time
  • Professional development stipend
  • Fertility Stipend
  • Wellness/fitness benefits
  • Fulltime
Read More
Arrow Right
New

Test Engineer

Assignment Description: We are seeking a Test Engineer with an interest in moder...
Location
Location
Sweden , Lund
Salary
Salary:
Not provided
upgraded.se Logo
Upgraded People AB
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid understanding of Python
  • Familiarity with C/C++
  • At least five years’ experience in a Test Engineer role focused on embedded or system-level software
  • Proven experience in automated testing within embedded systems
  • Hands-on experience with Robot Framework
  • Solid understanding of working in a Linux environment
  • A well-developed testing mindset, with the ability to question solutions and prevent defects from reaching end users
  • Proficiency in Swedish or English
  • Fulltime
Read More
Arrow Right
New

Leading Hand Process Operator

Reporting to the Shift Supervisor, the Leading Hand Process Operator is responsi...
Location
Location
Australia , Pilbara
Salary
Salary:
Not provided
pls.com Logo
PLS
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Prior experience as a Senior Process Operator in fixed operating plant or equipment in the mining industry
  • Previous experience in the Pilbara
  • Physical fitness to perform role and meet the physical demands required to respond in emergency or rescue situations
  • Mechanical aptitude
  • Teamwork and ability to contribute to a team
  • Initiative
  • Proactive safety focus
  • Computer literacy
Job Responsibility
Job Responsibility
  • Supporting the Supervisor in providing guidance and leadership to Process Operators across all areas of the production plant
  • Ensure compliance to operating procedures
  • Supporting the Supervisor in training and developing the processing team within the Supervisors span of control, providing on the job training and coaching to shift crew participants
  • Coordinate and delegate priorities that may shift quickly to adjust the demands of processing delivery
  • Liaise with the Shift Supervisor to assist in the management of workforce scheduling as needed to meet fluctuation demands, and coverage needs
  • Liaise with the Shift Supervisor on the daily tasks and jobs required
  • Communicate with the Shift Supervisor any issues that may arise and work with the operators to resolve
What we offer
What we offer
  • 18 weeks parental leave for primary carers and 4 weeks for secondary carers
  • Health and wellbeing allowance
  • Quarterly short-term incentive bonus that recognises individual and business performance
  • PLS employee share scheme
  • Novated leasing through salary sacrifice
  • Newly refurbished facilities at Pilgangoora including gym, tennis, pickleball and volleyball courts, sports oval, and scenic walking tracks
  • Paid community leave
  • Monthly employee recognition awards
  • Access to PLS’ KidsCo School Holiday Program
  • Fulltime
Read More
Arrow Right
Remote jobs Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog Salaries About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy