CrawlJobs Logo
Meta Logo Meta · IT - Software Development

ASIC Engineer, SoC Verification

United States, Sunnyvale 178000.00 - 250000.00 USD / Year · Job Posted January 23, 2026
Apply Position
Job Link Share

Job Description

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with the best in the industry, focused on developing novel ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

Job Responsibility

  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Requirements

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of 'first-pass success' in ASIC development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Nice to have

  • 2+ years of experience in SoC Level for CPU, GPU, or AI accelerator architectures
  • Hands on experience with leading the full verification cycle of a SoC or a complex sub-systems to verification to closure on multiple projects, preferably on AI Accelerators
  • Experience in supporting and partnering with Emulation, Firmware and/or Post-Silicon Validation teams
  • Expertise in at least 2 of the following – Chip Debug, Boot, CPU Subsystems, Chip level Clock/Reset, PCIe, NIC, Memory Subsystems
  • Familiarity with developing System level use-cases and End-to-end tests at SoC level
  • Familiarity with debugging large design on Emulation platforms
  • Prior experience in supporting Silicon bring-up, translating system level use-cases into specific test scenarios at SoC level

What we offer

  • bonus
  • equity
  • benefits
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Engineer, SoC Verification

8 matching positions

Senior SoC Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom Intellectual Property (IP) components
  • Define pre-Si verification (simulation/emulation/FPGA-testing) and post-Si validation strategies
  • Execute end-to-end verification plans at sub-system or system level
  • C/C++ based test bench infrastructure and test development, debugging and driving final verification milestones
  • Support basic firmware development for industry standard CPUs
  • Silicon validation test planning, silicon bring-up and validation activities
  • Collaborate across verification teams on vertical and horizontal reuse of components
  • Interact with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Provide technical leadership through mentorship and teamwork
  • Adopt new AI based tools and agents for efficient execution
  • Fulltime
Read More
Arrow Right

Experienced Engineer - ASIC Verification

We are starting a new Silicon R&D center in Bangalore. Join our team as we pione...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in electrical or computer engineering
  • 5+ years industry experience in ASIC IP verification using SystemVerilog and UVM
  • Experience in developing creating directed/randomized test cases
  • Experience in implementing scoreboards, checkers, bus functional models within UVM environments
  • Experience with AMBA-based designs such as AXI and CHI
  • Experience with SystemVerilog Assertions
  • Experience with Cadence or Synopsys verification suites
  • Team-oriented, prioritizing team success within the team, across teams, and across sites over individual results
  • Experienced at communicating and meeting expectations within and across teams in an agile environment
  • High attention to detail and commitment to quality
Job Responsibility
Job Responsibility
  • Take part in the verification of designs, whether at the block or subsystem level
  • Participate in defining and implementing UVM-based test environments
  • Support the creation of Verification Strategies and contribute to the development and execution of Verification Plans
  • Develop, run, and debug test cases to ensure design quality
  • Contribute to the improvement and optimization of verification methodologies
  • Generate documentation throughout the verification lifecycle
  • Collaborate closely with other verifiers, designers, and architects
  • Build competence in the technical domain
  • Engage in cross-team collaboration to ensure successful project delivery
What we offer
What we offer
  • Creative Freedom
  • Global Impact
  • Work-Life Balance
  • Professional Growth
  • An international work environment with opportunities for professional growth and development
  • A collaborative and inclusive culture that values diversity and innovation
Read More
Arrow Right

Design Verification Engineer - SoC

We are seeking a Design Verification Engineer to join our Systems/Performance Ve...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • ASIC/SoC Design & Verification Experience
  • Strong understanding of digital design, RTL, and ASIC design flows
  • Hands-on experience with performance verification, simulation, and modeling
  • SystemVerilog & Python Expertise
  • Comfortable developing checkers, coverage monitors, and testbenches in SystemVerilog
  • Skilled in writing Python scripts for automation, data analysis, and performance modeling
  • Architecture & Performance Modeling Knowledge
  • Experience building and maintaining performance models for chip subsystems
  • Understanding of memory hierarchies, pipelines, interconnects, and compute accelerators
  • Software Performance Profiling
Job Responsibility
Job Responsibility
  • Work closely with architects and RTL designers on verifying the performance features of the design and correlating with performance models (both pre-silicon and post-silicon)
  • Work closely with software and application developers on identifying performance bottlenecks and tuning the software
  • Develop test plans and test infrastructure/tools for performance tuning, correlation, and verification
  • Improve and maintain the architectural performance models
  • Develop tests in SystemVerilog, Python, or vectors to debug and correlate the RTL and performance model
  • Develop SystemVerilog or Python-based checkers for verifying the performance features
  • Develop coverage monitors and analyze coverage to ensure all performance features are covered
  • Debug performance issues and conduct performance tuning on silicon
  • Drive end-to-end performance tuning, ensuring optimal hardware utilization, software efficiency, and architectural alignment across the ASIC design lifecycle
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Soc / Ip Verification Engineer

Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++
  • Graphics pipeline knowledge
  • Developing UVM based verification frameworks and testbenches, processes and flows
  • Automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Strong background in the C++ language, preferably on Linux with exposure to Windows platform
  • Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

ASIC Design Verification Engineer Austin, Texas This is not a remote work oppor...
Location
Location
United States , Austin
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Several years of hands-on, in industry RTL verification experience in IP, ASIC, SoC.
  • Deep, practical experience with SystemVerilog and UVM
  • Proven ability to architect and build testbenches from the ground up
  • Block- and/or top-level RTL debug experience — you know how to find what's hiding in the waveform
  • IP familiarity in one or more of: SerDes, PCIe, ARM Subsystems, DSPs/Accelerators, or Ethernet
  • Scripting proficiency — TCL, Python, Perl, or equivalent
  • Clear, confident communicator — you can explain what you found and why it matters
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent hands-on experience.
Job Responsibility
Job Responsibility
  • TLM modeling — building transaction-level models that drive early architectural verification
  • Block- and Top-Level ASIC/IP Verification — owning coverage closure from block to chip
  • Testbench architecture — designing and building UVM environments from scratch, not inheriting someone else's shortcuts
  • SW-driven verification — bridging the gap between hardware and embedded software to verify real-world behavior
What we offer
What we offer
  • Annual bonus opportunity
  • Three medical plan options and a dental plan option
  • Company credits for medical and dental premiums
  • 401(k) Plan with automatic 3% company contribution and matching
  • Basic life insurance and basic accidental death and dismemberment coverage
  • Short-term and long-term disability coverage
  • Stock Purchase Plan
  • Minimum 15 days of accrued vacation
  • Up to 3 personal days per year
  • 11 annual holidays
  • Fulltime
Read More
Arrow Right

ASIC DDR Verification Engineer

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven track record in technical leadership of teams with 5+ engineers including planning, execution, tracking, verification closure, and delivery to programs
  • Experience with development of UVM and System Verilog test benches and usage of simulation tools/debug environments such as Synopsys VCS
  • Strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Familiarity with verification management tools as well as an understanding of database management particularly as it pertains to regression management
  • BS w/ 7+ yrs or MS w/ 5+ yrs or PhD w/ 3+ yrs in Electrical Engineering, Computer Engineering or Computer Science
Job Responsibility
Job Responsibility
  • Lead the verification of high-speed Crypto/ cutting-edge DRAM Memory controller (LPDDR6, HBM4) designs, ensuring the highest standards of quality and performance
  • Architect, develop, and use simulation and/or formal-based verification environments at IP and SoC-level
  • Lead and manage verification teams, including planning, execution, tracking, verification closure, and delivery to programs
  • Develop and execute comprehensive verification plans, including testbenches and test cases
  • Collaborate with design, architecture, and software teams to define and implement verification strategies
  • Utilize advanced verification methodologies, including UVM, formal verification, and assertion-based verification
  • Mentor and guide junior engineers, fostering a collaborative and innovative team environment
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
132198.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor’s degree (or foreign equivalent) in Computer Science, Computer Software, Computer Engineering, Electrical and Computer Engineering, Electronics and Telecommunication Engineering, Applied Sciences, Mathematics, Physics, or related field and 1 year of work experience in the job offered or in a computer-related occupation
  • Requires 1 year of experience in the following: Verilog, System Verilog/UVM methodology or C/C++ based verification
  • Block/IP/sub-system or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Implementing Design Verification infrastructure (Testbench, RAL based register verification, Functional coverage, or Regression setup) and executing the full verification cycle
  • Industry standard Bus Protocols, such as AMBA AXI, AHB, or APB
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement IP/SoC verification plans, build verifications test benches to block IP/subsystem/SoC level verification and develop functional tests based Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
149000.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Master's degree (or foreign degree equivalent) in Electrical Engineering, Computer Engineering, Computer Science, Electrical and Computer Engineering, Electronics and Telecommunication Engineering or related field
  • 2 years of work experience in the job offered or related occupation
  • 2 years of experience in Verilog, System Verilog/UVM methodology based verification
  • 2 years of experience in Block/IP/sub-system and/or SoC level verification based on System Verilog UVM based methodologies
  • 2 years of experience in EDA tools and scripting (Python, Shell) used to build tools and flows for verification environments
  • 2 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • 2 years of experience in Developing and executing verification test plans, random stimulus, coverage, and assertions
  • 2 years of experience in debugging and root cause failures and tracking verification completion using metrics
  • 2 years of experience working in a CPU or GPU or HW Accelerator verification
  • 2 years of experience in executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/subsystem/ SoC level verification and develop functional tests
  • Debug, rootcause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with crossfunctional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right