CrawlJobs Logo
Meta Logo Meta · IT - Software Development

Asic Engineer, Physical Design

United States, Sunnyvale Employment contract 114000.00 - 172000.00 USD / Year · Job Posted June 30, 2026
Apply Position
Job Link Share

Job Description

Meta's silicon engineering team is building custom infrastructure silicon to power the compute demands of AI, data center, and next-generation hardware platforms. As an ASIC Engineer focused on Physical Design, you will drive the physical implementation of custom ASICs from floorplanning through tapeout, working across a full-custom silicon design flow. In this role, you will collaborate closely with RTL design, verification, and package engineering teams to deliver high-performance, power-efficient silicon that underpins Meta's infrastructure at scale.

Job Responsibility

  • Execute physical design tasks including floorplanning, placement, clock tree synthesis, routing, and timing closure for custom ASIC designs
  • Perform static timing analysis and work to resolve setup and hold violations across design corners and operating conditions
  • Collaborate with RTL and logic design engineers to ensure design-for-physical-implementation guidelines are met early in the design cycle
  • Develop and refine physical design scripts and methodologies to improve automation, quality of results, and turnaround time
  • Conduct power analysis and implement power optimization strategies including clock gating, multi-voltage domain partitioning, and IR drop mitigation
  • Run and interpret physical verification signoff checks including DRC, LVS, and ERC to ensure design compliance with foundry rules
  • Partner with package and board engineers to define bump maps, power delivery networks, and IO ring constraints
  • Contribute to the development and documentation of physical design flows, best practices, and reusable block-level methodologies
  • Analyze and resolve congestion, signal integrity, and electromigration issues across hierarchical design blocks

Requirements

  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of experience in ASIC physical design, including hands-on work with placement, clock tree synthesis, routing, and timing closure
  • Experience with industry-standard physical design EDA tools such as Synopsys IC Compiler, Cadence Innovus, or equivalent
  • Experience performing static timing analysis using tools such as Synopsys PrimeTime or equivalent
  • Experience with physical verification flows including DRC and LVS signoff using Calibre or equivalent tools
  • Experience scripting in Tcl, Python, or shell to automate physical design tasks and flows

Nice to have

  • Experience with advanced process nodes (7nm or below) and associated design rule complexity
  • Familiarity with low-power design techniques including multi-voltage domains, power gating, and dynamic voltage and frequency scaling
  • Experience with hierarchical physical design methodologies for large, multi-million gate ASIC designs
  • Exposure to custom data center or infrastructure silicon design from block-level implementation through tapeout

What we offer

  • bonus
  • equity
  • benefits
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Asic Engineer, Physical Design

8 matching positions

New

Asic Engineer, Physical Design

Meta is building custom silicon to power the next generation of infrastructure a...
Location
Location
United States , Sunnyvale, CA
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience in ASIC physical design, including hands-on ownership of full physical implementation flows from floorplanning through tapeout
  • 8+ years of experience with industry-standard EDA tools for placement, routing, clock tree synthesis, and signoff (e.g., Synopsys IC Compiler, Cadence Innovus, Primetime, Calibre)
  • Experience with static timing analysis, timing constraint development, and multi-corner multi-mode closure at advanced process nodes (7nm or below)
  • Experience defining and improving physical design methodologies, flows, and automation scripts at an organizational level
  • Experience collaborating cross-functionally with RTL design, circuit design, and verification teams to resolve physical implementation challenges
Job Responsibility
Job Responsibility
  • Lead physical implementation of complex ASIC blocks or full chips, including floorplanning, placement, clock tree synthesis, routing, and signoff across advanced process nodes
  • Define and drive physical design methodology, flow development, and best practices across the physical design organization
  • Perform and own timing closure, including static timing analysis, timing constraint authoring, and multi-corner multi-mode signoff
  • Drive power integrity analysis and optimization, including IR drop, electromigration, and dynamic power reduction techniques
  • Collaborate with RTL design and architecture teams to provide physical design feedback on microarchitecture decisions, floorplan feasibility, and design-for-manufacturability
  • Partner with custom layout and circuit design teams to integrate analog and mixed-signal blocks into the digital physical implementation flow
  • Develop and maintain physical design scripts, automation flows, and runsets to improve team productivity and implementation quality
  • Conduct design rule check and layout versus schematic verification, resolving violations in coordination with foundry and design teams
  • Evaluate and qualify new EDA tools and process design kits, providing technical recommendations to improve physical implementation outcomes
  • Mentor other engineers on physical design techniques, flow improvements, and signoff methodology across the team
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Physical Design

Meta is hiring ASIC Physical Design Engineers within our Infrastructure organiza...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience in interpersonal, teamwork, communication skills and experience interfacing with cross-functional teams, IP, and EDA vendors
  • Experience in physical design and timing closure
  • Experience with large SOC designs (>20M gates) with frequencies over 1GHZ
  • Experience in floor planning, place & route, power and clock distribution, and timing convergence of high-frequency designs
  • Experience with EDA tools like DC/Genus, Innovus/ICC2, Primetime, Redhawk/Voltus, or Calibre
  • Programming/scripting skills: TCL, Python, Perl or Shell
  • Knowledge of RTL2GDSII flow and design tape-outs in 5nm or below process technologies
  • Knowledge of geometry/process/device technology implications on physical design
Job Responsibility
Job Responsibility
  • Develop and own physical design implementation of multi-hierarchy low-power and high-performance designs, including physical-aware logic synthesis, floorplan, place and route, clock tree synthesis, static timing analysis, IR drop, EM, and physical verification in advanced technology nodes
  • Resolve design and flow issues related to the physical design, identify potential solutions, and drive execution
  • Deliver physical design of an end-to-end IP or integration of ASIC/SoC design and point out lower power and higher performance trade-offs
  • Define and implement schemes, including semi-custom placement and routing, to improve performance and power
  • Work with the RTL design team to understand partition architecture and drive physical aspects early in the design cycle
  • Interface with the RTL design team to drive design modifications to resolve congestion/timing issues and implement functional ECO’s
  • Use EDA tool-based programming and scripting techniques to automate and improve throughput and quality
  • Interact with tool vendors to drive tool fixes and flow improvements. Perform tool evaluations of new vendor tools and functions
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Asic / Physical Design Engineer (Int, Senior and Principal)

Location
Location
Canada , Ottawa
Salary
Salary:
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years in ASIC Physical Design / Backend Implementation (PnR)
  • End-to-end experience from netlist to GDSII (full physical design flow)
  • Strong hands-on with Place & Route (floorplan, CTS, routing, optimization)
  • Proven timing closure expertise (setup/hold, ECO implementation)
  • Deep experience with Synopsys and/or Cadence tool suites
  • Advanced node exposure (FinFET, sub-10nm / 7nm / 5nm preferred)
  • Strong Static Timing Analysis (STA) and timing report analysis
  • Experience with clock tree synthesis (CTS) and clock optimization
  • Solid understanding of DRC/LVS and physical verification flows
  • IR drop / power integrity analysis and optimization experience
  • Fulltime
Read More
Arrow Right

Asic Physical Design Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS degree in electrical engineering
  • computer engineering
  • or a related field with 7+ years of experience in block or full-chip physical design
  • Deep design experience in large SoC designs
  • including IP integration
  • padring design
  • bump planning
  • and RDL routing strategy
  • Extensive knowledge and practices in Physical Design
  • including physically aware synthesis
Job Responsibility
Job Responsibility
  • Implement physical design at the large SoC chip level from RTL to GDSII
  • create a design database ready for manufacturing
  • Interact with IP vendors to understand IP integration requirements and integrate all blocks
  • IPs
  • and sub-chips at a large SoC level
  • Collaborate with the packaging team on Microbump/Probe Bump/Bump/Pad placement
  • Build full chip floorplan
  • including pads/ports/bump placement
  • block placement and optimization
  • block pins placement and alignment
What we offer
What we offer
  • Comprehensive suite of benefits that supports physical
  • financial and emotional wellbeing
  • Personal and professional development programs
  • Unconditional inclusion and flexibility to manage work and personal needs
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (Physical Design, Pnr, Floor Planning)

We are seeking a highly skilled and experienced Senior Engineer for our PNR func...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Place and Route Domain
  • Proven track record of successfully executing PNR
  • In-depth knowledge of PNR tools (e.g., Synopsys Fusion Compiler, Cadence Innovus) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
  • Experience with advanced process nodes (e.g., 7nm, 5nm) is highly desirable
Job Responsibility
Job Responsibility
  • Subsystem/block level ownership of Floorplanning, place and route flow for low power, high performance designs, debug of timing/power/area issues, clock tree analysis and assisting full chip timing convergence and timing closure
  • Collaborate with cross-function teams, including design, DFT to streamline PNR process
  • Drive IP integration strategies that ensure quality ASICs and avoid schedule surprises
  • Conduct thorough design and timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design convergence
  • Stay abreast of industry trends and emerging technologies in PNR and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed analysis, reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the PNR team
  • Fulltime
Read More
Arrow Right

Sr Physical Design Engineer

This is an on-site, hybrid opportunity. This is not a remote work opportunity. E...
Location
Location
United States , Austin
Salary
Salary:
162000.00 - 243000.00 USD / Year
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of physical design experience and minimum of a BS EE/CE
  • Expert in one or many of these areas – Methods to improve PPA, RTL checks and Synthesis, STA Constraints, DFT clocking architecture, Physical design of high speed interface IPs
  • Knowledge of System Verilog or VHDL
  • Accomplished at problem resolution and execution per project plan/needs
  • Prior experience in a Senior or Lead Engineer role, including direct responsibility for guiding and mentoring junior team members and setting technical direction
  • Highly team oriented
Job Responsibility
Job Responsibility
  • Be an empowered designer tasked with improving PPA of Ericsson ASICs
  • Evaluate feasibility of architectural features through back end implementation
  • Partner with front end design teams to address timing, power and congestion challenges
  • Deliver a synthesized netlist to ASIC BE vendor, and collaborate with vendor to address physical design tradeoffs
  • Work with DFT and architecture teams to develop timing constraints
  • Provide technical leadership and direction for junior members of the team
  • Participate in defining flows, methods and drive continuous improvement
What we offer
What we offer
  • Annual bonus
  • Choice of three medical plan options and a dental plan option
  • 401(k) Plan with automatic 3% company contribution and matching
  • Basic life insurance and basic accidental death and dismemberment coverage
  • Short-term and long-term disability coverage
  • Stock Purchase Plan
  • 15 days of accrued vacation per year
  • Up to 3 personal days per year
  • 11 annual holidays
  • 8 hours of volunteer time
  • Fulltime
Read More
Arrow Right

ASIC Design Engineer

This role has been designed as ‘Onsite’ with an expectation that you will primar...
Location
Location
United States , Sunnyvale
Salary
Salary:
120000.00 - 243000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical Engineering required (Master’s strongly desired) with 4+ years of relevant experience
  • Strong analytical/problem solving skills
  • Knowledge of Computer Architecture/networking protocols through graduate level courses or prior work is a plus
  • Strong coding skills in Verilog/System Verilog through courses/projects and previous work experience is desired
  • Knowledge of synthesis/lint and other state-of-the-art EDA tools is desired
  • Excellent written and verbal communications skills are good to have
  • Knowledge of Perl/Python is a plus
  • Experience with AI agentic tools is a plus
Job Responsibility
Job Responsibility
  • Start with a functional specification of a module and produce a detailed micro-architecture specification that meets the power/area requirements
  • Implement the design using Verilog or System Verilog
  • Write functional coverage/SVA to help verification catch corner case bugs
  • Work with the Physical Design team for optimal floorplan and timing closure
  • Identify and fix timing in RTL to meet the frequency target
  • Work with the Verification team to make sure your block is fully validated
  • Provide mentoring/guidance to new college-grad engineers and interns
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Asic Design Engineer Iv

The successful candidate is considered an emerging authority, who applies extens...
Location
Location
United States , Home
Salary
Salary:
101326.82 - 243486.84 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor degree in Hardware or Electrical Engineering (EE) with 8-10 years of experience, Masters degree in Hardware or Electrical Engineering (EE) with 6-8 years of experience or a PhD in Hardware or Electrical Engineering (EE) with 3-5 years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verify the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) & reset domain crossing (RDC) verification, Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Run static timing analysis and power analysis after the CTS and place and route
  • Perform packaging and an evaluation board for the physical chip
  • Develop and maintain technical procedures, documentation, and manuals and compile and analyze operational data and conduct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs
  • Fulltime
Read More
Arrow Right