CrawlJobs Logo

ASIC Engineer, Performance & Package Verification

meta.com Logo

Meta

Location Icon

Location:
United States , Sunnyvale

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

178000.00 - 250000.00 USD / Year

Job Description:

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

Job Responsibility:

  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Requirements:

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of 'first-pass success' in ASIC development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Nice to have:

  • 2+ years of experience in performance verification for CPU, GPU, or AI accelerator architectures
  • Hands-on experience with architecture-level performance test planning, execution, and closure
  • Experience with compute and/or memory subsystem and/or collective performance verification
  • Familiarity with host and system-level concepts for performance verification
  • Experience with chiplet-based architectures and package-level integration verification
  • Exposure to industry-standard performance benchmarks and workload characterization
  • Prior experience with fullchip or package-level integration projects
What we offer:
  • bonus
  • equity
  • benefits

Additional Information:

Job Posted:
January 23, 2026

Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Engineer, Performance & Package Verification

Asic Physical Design Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS degree in electrical engineering
  • computer engineering
  • or a related field with 7+ years of experience in block or full-chip physical design
  • Deep design experience in large SoC designs
  • including IP integration
  • padring design
  • bump planning
  • and RDL routing strategy
  • Extensive knowledge and practices in Physical Design
  • including physically aware synthesis
Job Responsibility
Job Responsibility
  • Implement physical design at the large SoC chip level from RTL to GDSII
  • create a design database ready for manufacturing
  • Interact with IP vendors to understand IP integration requirements and integrate all blocks
  • IPs
  • and sub-chips at a large SoC level
  • Collaborate with the packaging team on Microbump/Probe Bump/Bump/Pad placement
  • Build full chip floorplan
  • including pads/ports/bump placement
  • block placement and optimization
  • block pins placement and alignment
What we offer
What we offer
  • Comprehensive suite of benefits that supports physical
  • financial and emotional wellbeing
  • Personal and professional development programs
  • Unconditional inclusion and flexibility to manage work and personal needs
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

Senior VLSI Product and Test Engineer

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. ...
Location
Location
United States , Sunnyvale
Salary
Salary:
175000.00 - 275000.00 USD / Year
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field
  • 10+ years of hands-on experience in semiconductor test engineering with a focus on large-scale integration
  • Proven track record in wafer-scale testing, AI/ML accelerator testing, or large parallel processor/GPUs with SRAM, DDR-DRAM, HBM
  • Expert-level Advantest 93K experience with Teradyne as an alternative
  • Experienced in advanced interconnect testing (mesh networks, NoC, high-speed serial links)
  • Expertise in High-Speed Serdes testing at ATE, package, and system level
  • Experience in handling analog blocks in large digital ASICs
  • Expertise in load-board and probe-card specification, design, development, and debug for advanced DFT implementation that comprises boundary scan, scan, BIST, ATPG, and functional tests
  • Test program development and optimization
  • Production test debugging, and yield improvement
Job Responsibility
Job Responsibility
  • Design and develop comprehensive test programs for wafer-scale processors and large-scale AI/ML accelerator chips
  • Implement sophisticated DFT strategies for wafer-scale designs, including hierarchical scan chains and distributed BIST
  • Create scalable test methodologies for testing hundreds to thousands of processing cores on a single wafer, with distributed SRAM
  • Develop fault isolation techniques for identifying defective cores/tiles within wafer-scale processors
  • Implement efficient wafer-level test flows that can handle massive parallelism and complex interconnect structures such as mesh networks, on-chip NoC, and die-to-die communication
  • Work with the DFT engineers, silicon architects/designers, performance engineers, and software engineers to enhance the testability of Wafer Scale Engines
  • Work refining test programs for di/dt, V-F characterization space, current and temperature limits
  • Optimize test programs for testing multiple die simultaneously while maintaining test quality
  • Develop innovative approaches for power delivery and thermal management during wafer-level testing
  • Develop test strategies for wafer-scale integration-testing, yield optimization, redundancy, and fault tolerance verification
What we offer
What we offer
  • Bonus and equity
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Simple, non-corporate work culture that respects individual beliefs
  • Fulltime
Read More
Arrow Right

Senior Signal and Power Integrity Engineer

At Cisco, Bangalore, the Common Hardware Group (CHG) architects, designs, builds...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master’s Degree in Electrical Engineering
  • 6+ yrs of demonstrated ability in hardware design with emphasis on Signal and Power Integrity
  • Hands on exposure to lab measurements including real-time scope, sampling scope, Spectrum analyzer, VNA & TDR
  • Good understanding of EM and transmission line concepts, timing, jitter, crosstalk, noise, channel modeling, channel equalization techniques, power delivery & decoupling
  • Experience with 56G PAM4, 25G & 10G NRZ Serdes technologies, and DDR - simulation, bring up, debug, measurements, and optimization
  • Thorough knowledge of PCB stack-up design - standard processes, performance vis-à-vis PCB materials, surface finishes, vendor capabilities, and manufacturing trade-offs
  • Proficiency with simulation and analysis tools like ADS, HFSS, HSPICE, Cadence Allegro, PowerSI, MATLAB, and Hyperlynx
  • Excellent oral and written communication skills and capability to present concepts, analysis, and updates to larger teams and forums
Job Responsibility
Job Responsibility
  • Be responsible for delivering system-level signal and power integrity solutions for large sophisticated high-speed systems, boards & packages
  • Develop SI rules, review design implementation, build test plans, and document characterization & measurement reports
  • Improve & optimize design margins through interconnect, timing and crosstalk analysis, 3D EM & channel simulations for high-speed designs
  • Design & characterize test structures & channel models to correlate simulations with measurements for Serdes and interconnects
  • Collaborate with multi-functional teams - HW, PCB Layout, SW, MFG, ASIC
  • Be responsible for electrical characterization and verification of Transmitter/Receiver SERDES settings to meet the industry standards and internal Cisco requirements
Read More
Arrow Right
New

Healthcare Assistant & Lead Healthcare Assistant

Are you passionate about supporting older people and making a meaningful differe...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
jobs.360resourcing.co.uk Logo
360 Resourcing Solutions
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in elderly care is desirable but not essential (training may be provided)
  • QQI Level 5 in Healthcare Support or equivalent is an advantage
  • A caring, patient and respectful approach to supporting older people
  • Ability to work flexible shifts including days, nights, and weekends
  • Strong commitment to resident safety, dignity and wellbeing
  • Applicants must have legal entitlement to work in Ireland
Job Responsibility
Job Responsibility
  • Deliver person-centred care to residents with dignity and respect
  • Support residents with activities of daily living where required
  • Encourage independence and social engagement
  • Maintain a clean, safe and comfortable living environment
  • Build positive relationships with residents, families, and colleagues
  • Follow all health, safety and safeguarding procedures
  • Assist with compliance processes, inspections, and quality standards
  • Lead Healthcare Assistants will also assist in guiding care teams, supporting best practice, and helping maintain high standards of care delivery
What we offer
What we offer
  • Flexible working hours to support work–life balance
  • Local employment opportunities within the Douglas, Cork area
  • Competitive rates of pay in line with experience and role
  • Supportive team environment with ongoing training and development
  • Employee wellbeing initiatives
  • Uniform provided
  • Free on-site parking
  • Meals provided while on duty
Read More
Arrow Right
New

Bakery Team Member

Join us to "Change Hospitality For Good". Here at the Cornish Bakery, we want to...
Location
Location
United Kingdom , Falmouth
Salary
Salary:
8.05 - 12.80 GBP / Hour
jobs.360resourcing.co.uk Logo
360 Resourcing Solutions
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Eligible to live and work in the UK
Job Responsibility
Job Responsibility
  • Make the World’s Best Coffee
  • Deliver Outstanding Customer Service
  • Prepare Award Winning Food
  • Maintain High standards within the Bakery
  • Be part of a Team who strive to Aim Higher at all times
What we offer
What we offer
  • 50% discount on food and drink
  • Pasty Perks – bespoke reward system offering discounts and savings on favourite brands
  • Financial well-being benefit through Stream – save directly from wages into a high interest savings account or access wages before pay-day
  • Employer funded health and wellbeing services with access to a 24/7 GP line, Employee Assistance Program and discounted gym memberships
  • Paid birthday day off
  • Member of the shareholder fund (service dependent)
  • Team social events with in-bakery incentives
  • Up to 28 days of holiday (including bank holidays), pro rata if necessary
Read More
Arrow Right
New

Housekeeping Assistant

In Glasgow's prestigious West End, Kelvinside Manor provides luxurious accommoda...
Location
Location
United Kingdom , Glasgow
Salary
Salary:
12.27 GBP / Hour
jobs.360resourcing.co.uk Logo
360 Resourcing Solutions
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience from a housekeeping or domestic cleaning role
  • Basic understanding of infection control, COSHH, and compliance standards
  • Ability to follow instructions and cleaning schedules
  • Ability to report issues
  • Ability to work well with others in a professional and courteous manner
  • Pride in your work, attention to detail, time management, and respectful communication
  • Ability to work well as part of a team or on your own
  • Demonstrating a kind and caring nature to all within the care home
  • Satisfactory references
  • Disclosure Scotland Scheme Membership (PVG)
Job Responsibility
Job Responsibility
  • Maintaining the highest levels of cleanliness in public areas and bedrooms within the home
  • Responsible for the wash, dry, iron and put away of laundry
  • Ensuring that our residents' care home facilities, public areas and rooms are maintained to the highest cleaning standards
  • Replenish and maintain supplies in both resident rooms and common areas
  • Communicate effectively with residents and colleagues to address needs and concerns
What we offer
What we offer
  • Competitive benefits
  • Overtime rates
  • Flexible working hours considered
  • Parttime
Read More
Arrow Right
New

Product Manager - Observability AIOps

We are looking for a Product Manager - Observability AIOps to lead the strategy,...
Location
Location
Salary
Salary:
Not provided
coca-colahellenic.com Logo
Coca-Cola HBC
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s in Computer Science, IT, or related field
  • 5+ years in Observability and AIOps within hybrid, complex environments
  • Strong knowledge of FSO (APM, logs, traces, RUM), SLI/SLOs, and service topology
  • Hands on with Dynatrace or similar smart observability (i.e. Datadog, Splunk, New Relic) and AIOps engines (correlation, deduplication, anomaly detection, auto remediation)
  • Experience integrating with ServiceNow, SAP, CI/CD pipelines, cloud services (Azure, AWS, GCP), and automation platforms
  • Solid understanding of modern application architectures, networks, databases, and infrastructure
  • Excellent communication and stakeholder management skills
  • Fluent in English
Job Responsibility
Job Responsibility
  • Define and execute the product vision and roadmap for Observability and AIOps, aligned with company objectives
  • Develop capabilities across metrics, logs, traces, RUM/synthetics, topology, and AI driven insights (anomaly detection, forecasting, correlation)
  • Prioritize features that enhance reliability, reduce MTTR, automate L1/L2 tasks, and improve customer experience
  • Collaborate with engineering, platform teams, and partners to ensure effective instrumentation, intelligent alerting, and automated workflows
  • Integrate Observability with ServiceNow, CI/CD, cloud platforms, and business processes to streamline operations
  • Leverage analytics to detect issues proactively, reduce noise, and optimize performance and resource usage
  • Champion an observability first and automation driven culture across teams
What we offer
What we offer
  • Coaching and mentoring programs
  • Development opportunities
  • Equal opportunity employer
  • IT Equipment
  • Work with iconic brands
  • Supportive team
Read More
Arrow Right