CrawlJobs Logo

ASIC Engineer, Performance & Package Verification

meta.com Logo

Meta

Location Icon

Location:
United States , Sunnyvale

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

178000.00 - 250000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

Job Responsibility:

  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Requirements:

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of 'first-pass success' in ASIC development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Nice to have:

  • 2+ years of experience in performance verification for CPU, GPU, or AI accelerator architectures
  • Hands-on experience with architecture-level performance test planning, execution, and closure
  • Experience with compute and/or memory subsystem and/or collective performance verification
  • Familiarity with host and system-level concepts for performance verification
  • Experience with chiplet-based architectures and package-level integration verification
  • Exposure to industry-standard performance benchmarks and workload characterization
  • Prior experience with fullchip or package-level integration projects
What we offer:
  • bonus
  • equity
  • benefits

Additional Information:

Job Posted:
January 23, 2026

Icon
Meta - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Engineer, Performance & Package Verification

Asic Physical Design Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS degree in electrical engineering
  • computer engineering
  • or a related field with 7+ years of experience in block or full-chip physical design
  • Deep design experience in large SoC designs
  • including IP integration
  • padring design
  • bump planning
  • and RDL routing strategy
  • Extensive knowledge and practices in Physical Design
  • including physically aware synthesis
Job Responsibility
Job Responsibility
  • Implement physical design at the large SoC chip level from RTL to GDSII
  • create a design database ready for manufacturing
  • Interact with IP vendors to understand IP integration requirements and integrate all blocks
  • IPs
  • and sub-chips at a large SoC level
  • Collaborate with the packaging team on Microbump/Probe Bump/Bump/Pad placement
  • Build full chip floorplan
  • including pads/ports/bump placement
  • block placement and optimization
  • block pins placement and alignment
What we offer
What we offer
  • Comprehensive suite of benefits that supports physical
  • financial and emotional wellbeing
  • Personal and professional development programs
  • Unconditional inclusion and flexibility to manage work and personal needs
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

ASIC Design Team Lead

Location
Location
United States , Home
Salary
Salary:
130611.87 - 239061.79 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor degree in Hardware or Electrical Engineering (EE) with 12-15 years of experience or a Master's degree in Hardware or Electrical Engineering (EE) with 10-13 years of experience or a Ph.D in Hardware or Electrical Engineering (EE) with 10+ years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Lead a team of ASIC design engineers to create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verify the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) and reset domain crossing (RDC) verification
  • Perform Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Help the design team run static timing analysis and power analysis after the CTS and place and route
  • Packaging and an evaluation board for the physical chip must also be performed
  • Supervise the development and maintenance of technical procedures, documentation, and manuals and lead the Design team to compile and analyze operational data and direct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs as well as other optional benefit elections
  • Fulltime
Read More
Arrow Right

Senior VLSI Product and Test Engineer

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. ...
Location
Location
United States , Sunnyvale
Salary
Salary:
175000.00 - 275000.00 USD / Year
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field
  • 10+ years of hands-on experience in semiconductor test engineering with a focus on large-scale integration
  • Proven track record in wafer-scale testing, AI/ML accelerator testing, or large parallel processor/GPUs with SRAM, DDR-DRAM, HBM
  • Expert-level Advantest 93K experience with Teradyne as an alternative
  • Experienced in advanced interconnect testing (mesh networks, NoC, high-speed serial links)
  • Expertise in High-Speed Serdes testing at ATE, package, and system level
  • Experience in handling analog blocks in large digital ASICs
  • Expertise in load-board and probe-card specification, design, development, and debug for advanced DFT implementation that comprises boundary scan, scan, BIST, ATPG, and functional tests
  • Test program development and optimization
  • Production test debugging, and yield improvement
Job Responsibility
Job Responsibility
  • Design and develop comprehensive test programs for wafer-scale processors and large-scale AI/ML accelerator chips
  • Implement sophisticated DFT strategies for wafer-scale designs, including hierarchical scan chains and distributed BIST
  • Create scalable test methodologies for testing hundreds to thousands of processing cores on a single wafer, with distributed SRAM
  • Develop fault isolation techniques for identifying defective cores/tiles within wafer-scale processors
  • Implement efficient wafer-level test flows that can handle massive parallelism and complex interconnect structures such as mesh networks, on-chip NoC, and die-to-die communication
  • Work with the DFT engineers, silicon architects/designers, performance engineers, and software engineers to enhance the testability of Wafer Scale Engines
  • Work refining test programs for di/dt, V-F characterization space, current and temperature limits
  • Optimize test programs for testing multiple die simultaneously while maintaining test quality
  • Develop innovative approaches for power delivery and thermal management during wafer-level testing
  • Develop test strategies for wafer-scale integration-testing, yield optimization, redundancy, and fault tolerance verification
What we offer
What we offer
  • Bonus and equity
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Simple, non-corporate work culture that respects individual beliefs
  • Fulltime
Read More
Arrow Right

Asic Design Engineer Iv

The successful candidate is considered an emerging authority, who applies extens...
Location
Location
United States , Home
Salary
Salary:
101326.82 - 243486.84 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor degree in Hardware or Electrical Engineering (EE) with 8-10 years of experience, Masters degree in Hardware or Electrical Engineering (EE) with 6-8 years of experience or a PhD in Hardware or Electrical Engineering (EE) with 3-5 years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verify the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) & reset domain crossing (RDC) verification, Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Run static timing analysis and power analysis after the CTS and place and route
  • Perform packaging and an evaluation board for the physical chip
  • Develop and maintain technical procedures, documentation, and manuals and compile and analyze operational data and conduct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs
  • Fulltime
Read More
Arrow Right

ASIC Design Engineer III

Location
Location
United States , Home, New York
Salary
Salary:
82437.89 - 198097.02 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's (or equivalent) with 5-7 years of experience, or a Master's with 3-5 years of experience or a PhD with 0-2 years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verifying the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) & reset domain crossing (RDC) verification, Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Run static timing analysis and power analysis after the CTS and place and route
  • Packaging and an evaluation board for the physical chip must also be performed
  • Develop and maintain technical procedures, documentation, and manuals and compile and analyze operational data and conduct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs
  • Fulltime
Read More
Arrow Right

Senior Signal and Power Integrity Engineer

At Cisco, Bangalore, the Common Hardware Group (CHG) architects, designs, builds...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master’s Degree in Electrical Engineering
  • 6+ yrs of demonstrated ability in hardware design with emphasis on Signal and Power Integrity
  • Hands on exposure to lab measurements including real-time scope, sampling scope, Spectrum analyzer, VNA & TDR
  • Good understanding of EM and transmission line concepts, timing, jitter, crosstalk, noise, channel modeling, channel equalization techniques, power delivery & decoupling
  • Experience with 56G PAM4, 25G & 10G NRZ Serdes technologies, and DDR - simulation, bring up, debug, measurements, and optimization
  • Thorough knowledge of PCB stack-up design - standard processes, performance vis-à-vis PCB materials, surface finishes, vendor capabilities, and manufacturing trade-offs
  • Proficiency with simulation and analysis tools like ADS, HFSS, HSPICE, Cadence Allegro, PowerSI, MATLAB, and Hyperlynx
  • Excellent oral and written communication skills and capability to present concepts, analysis, and updates to larger teams and forums
Job Responsibility
Job Responsibility
  • Be responsible for delivering system-level signal and power integrity solutions for large sophisticated high-speed systems, boards & packages
  • Develop SI rules, review design implementation, build test plans, and document characterization & measurement reports
  • Improve & optimize design margins through interconnect, timing and crosstalk analysis, 3D EM & channel simulations for high-speed designs
  • Design & characterize test structures & channel models to correlate simulations with measurements for Serdes and interconnects
  • Collaborate with multi-functional teams - HW, PCB Layout, SW, MFG, ASIC
  • Be responsible for electrical characterization and verification of Transmitter/Receiver SERDES settings to meet the industry standards and internal Cisco requirements
Read More
Arrow Right
New

Principal Technical Program Manager (Quantum Hardware and Firmware Systems)

Microsoft Quantum team is dedicated to developing the first scalable, fault-tole...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree AND 6+ years experience in quantum information, physics, materials science, electrical engineering, hardware systems, engineering, or related technical fields OR equivalent experience
  • 3+ years of experience managing cross-functional and/or cross-team projects.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide proof of citizenship, U.S. permanent residency, or other protected status (e.g., under 8 U.S.C. § 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • Ability to leverage AI tools to drive innovation and efficiency (e.g., performance modeling and analysis, research gathering, day to day task automation).
  • Apply AI to accelerate engineering and lab workflows. Design and build AI agents/copilots that assist with experiment setup, log triage, measurement report generation, protocol templating, and knowledge retrieval (e.g., instrument manuals, design docs).
  • Evaluate agentic solutions with measurable metrics and humanintheloop safeguards following Microsoft Responsible AI requirements for generative AI.
  • 10+ years of experience owning and managing multi-year, highly complex hardware and firmware product portfolios involving deep-tech or first-of-a-kind technologies, including board bring-up, System-on-Chip (SoC) bring-up, BIOS and driver development, Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), quantum systems, advanced chip packaging, cryoelectronics, or other high-reliability hardware.
  • Experience managing firmware and hardware product development across the full lifecycle, including R&D, system integration, hardware-software integration, new-technology introduction, and technology transfer from R&D into scaled engineering and manufacturing, including hardware quality systems and development or auditing of test and validation protocols.
  • Experience with hands-on firmware, low-level systems, or advanced hardware R&D, including BIOS, drivers, embedded systems, quantum device development, quantum error correction, measurement/control systems, or similar advanced hardware domains.
Job Responsibility
Job Responsibility
  • Drive Program Execution: Lead comprehensive program management for pivotal quantum hardware initiatives. Oversee all phases, including concept development, engineering design, prototyping, validation, operational scaling, and ongoing delivery. Collaborate closely with system architects, research scientists, and hardware engineers to ensure successful outcomes for each project
  • Strategic Planning & Roadmapping: Work with program management leadership, engineering teams, and executive stakeholders to develop and maintain a clear roadmap for hardware platform advancement. Align technical milestones, allocate resources, manage schedules, and address risks to support Microsoft Quantum’s overarching long-term goals
  • Cross-Disciplinary Coordination: Facilitate collaboration and alignment among teams specializing in quantum device physics, cryoelectronics, materials science, hardware control, manufacturing, supply chain, integration, and cloud hardware operations. Ensure that integrated efforts result in reliable and scalable hardware solutions
  • Supplier & Partner Engagement: Manage relationships with external foundries, research laboratories, equipment vendors, and strategic partners. Foster cross-company collaboration, establish clear requirements, and ensure compliance with Microsoft’s standards for quality, safety, and data security
  • Risk Management: Identify, monitor, and mitigate technical, scheduling, and operational risks throughout program execution. Apply continuous improvement strategies and adjust programs in response to lessons learned and evolving technology trends
  • Agile Delivery: Oversee Agile program processes and ceremonies, promote transparency by conducting regular reviews and updates, and proactively remove obstacles to ensure timely achievement of critical deliverables
  • Customer Focus: Incorporate feedback from internal and pilot customers—including researchers, manufacturing partners, and Azure Quantum platform teams—to guide improvements in hardware and processes
  • Executive Communication: Develop concise, data-driven reports and executive updates that communicate program status, milestones, risks, dependencies, and impact, upholding Microsoft’s high standards for stakeholder engagement and reporting
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right