CrawlJobs Logo
Meta Logo Meta · IT - Software Development

ASIC Engineer Intern, Implementation

United States, Sunnyvale 6660.00 - 11647.00 USD / Month · Job Posted January 23, 2026
Apply Position
Job Link Share

Job Description

Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to participate in design implementation/emulation, physical design, EDA infrastructure methods, and design power estimation/management using state of the art tools. Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators. Internships are twelve (12) to sixteen (16) weeks long.

Job Responsibility

  • Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback
  • Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same
  • Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)
  • Support and develop EDA Infrastructure, and help improve designer productivity
  • Support Simulation accelerators and post-Silicon validation

Requirements

  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Verilog, VHDL, or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op

Nice to have

  • Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Experience with Lint, Synthesis, Formal or Physical Design tools
  • Scripting capability with Python or perl
  • Experience with High Performance Computing
  • Experience with Digital Signal Processing Techniques
  • Creativity and problem solving capabilities
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Engineer Intern, Implementation

8 matching positions

ASIC Engineer Intern, Architecture

Meta is seeking an ASIC Engineer Intern, Architecture to join our Infrastructure...
Location
Location
United States , Sunnyvale
Salary
Salary:
6660.00 - 11647.00 USD / Month
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Master's Degree in Electrical Engineering, Computer Engineering or related areas
  • Programming skills in C, C++ or related Object Oriented Programming
  • Knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
Job Responsibility
Job Responsibility
  • Work on advanced architecture, algorithms and models targeting either video compression or Machine Learning solutions
  • Analyze and map data center workloads to ASIC architecture
  • Develop performance and functional models to validate the architecture
  • Implement and analyze algorithms and enhanced architecture for the data center accelerators
  • Implement various models needed for the validation of the accelerators
Read More
Arrow Right

Asic Engineer, Implementation

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
166000.00 - 198220.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree (or foreign degree equivalent) in Electronics Engineering, Computer Engineering, Computer Science, Analytics, or related field and 3 years of work experience in the job offered or related occupation
  • Requires 3 years of experience in the following skills: Front End Design Integration
  • RTL design using Verilog
  • RTL Physical Synthesis and design optimization for Power, Performance, Area
  • Knowledge of front-end and back-end ASIC tools
  • Floor planning for I/O, Hard Macros
  • Writing Timing Constraints for Block Synthesis, Timing
  • Using Synthesis Tools (Design Compiler, Genus)
  • Using Physical Design Tools (Innovus, ICC)
  • Using Static Timing Tools (Primetime)
Job Responsibility
Job Responsibility
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
  • Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them
  • Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures
  • Perform RTL Lint and work with the Designers to create waivers
  • Perform RTL Clock Domain Crossing Analysis and do block level CDC signoff
  • Perform RTL Reset Domain Crossing Analysis and do block level RDC signoff
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC
  • Analyze the inter-block timing and come up with IO budgets for the various partition blocks
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Asic Engineer Staff

Hewlett Packard Enterprise is seeking an ASIC Engineer Staff to lead projects in...
Location
Location
United States , Durham
Salary
Salary:
130500.00 - 300000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI design or VLSI concepts
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools.
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization.
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Principal Engineer - ASIC development Engineering (DFT)

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 9 years of experience in DFT
  • Strong understanding of DFT Architecture
  • Experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture convergence in semiconductor designs
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
  • Proficiency in silicon debugs, Shmoo analysis, and understand Test engineering requirements
Job Responsibility
Job Responsibility
  • Understanding of DFT Architecture and SoC development flows
  • Leading different DFT tasks and providing solutions for DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the internal DFT team and ensure timelines and quality of deliveries are met
  • Work closely with the Product Engineering team and understand the test requirements, get involved in silicon debugs
  • Continuously monitor the enhancement needs on internal DFT and ensure all flow requirements are implemented by CAD
  • Provide training and mentorship to the team as needed
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Formal Verification

Meta is hiring ASIC Formal Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience in Design Verification
  • 5+ years of experience in Formal Verification
  • Experience with Formal Verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etc
  • Proven understanding of Formal Verification methodologies, complexity reduction techniques and abstraction techniques
  • Proven analytical skills to craft novel solutions to tackle industry-level complex designs
  • Demonstrated experience with effective collaboration with cross functional teams
  • Fluency in hardware description languages, such as SystemVerilog and SVA
  • Proficiency in scripting languages such as Python, Perl, or Tcl
  • Experience with JasperGold or VC-Formal
Job Responsibility
Job Responsibility
  • Provide technical leadership in Formal Verification
  • Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block level
  • Work with Architecture and Design team to come up with formal specification and implementation
  • Define formal verification scope, create formal environment and close coverage with targeted Formal Verification Techniques at IP, Subsystem and SoC level
  • Build reusable/scalable environments for Formal Verification and deploying the tools
  • Evaluate and recommend EDA solutions for Formal Verification
  • Provide training for internal teams and mentoring engineers related to Formal Verification Technology
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Design Engineer

This role has been designed as ‘Onsite’ with an expectation that you will primar...
Location
Location
United States , Sunnyvale
Salary
Salary:
120000.00 - 243000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical Engineering required (Master’s strongly desired) with 4+ years of relevant experience
  • Strong analytical/problem solving skills
  • Knowledge of Computer Architecture/networking protocols through graduate level courses or prior work is a plus
  • Strong coding skills in Verilog/System Verilog through courses/projects and previous work experience is desired
  • Knowledge of synthesis/lint and other state-of-the-art EDA tools is desired
  • Excellent written and verbal communications skills are good to have
  • Knowledge of Perl/Python is a plus
  • Experience with AI agentic tools is a plus
Job Responsibility
Job Responsibility
  • Start with a functional specification of a module and produce a detailed micro-architecture specification that meets the power/area requirements
  • Implement the design using Verilog or System Verilog
  • Write functional coverage/SVA to help verification catch corner case bugs
  • Work with the Physical Design team for optimal floorplan and timing closure
  • Identify and fix timing in RTL to meet the frequency target
  • Work with the Verification team to make sure your block is fully validated
  • Provide mentoring/guidance to new college-grad engineers and interns
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Analog and Mixed Signal ASIC Design Intern

Teradyne’s Semiconductor Test Division at our Agoura Hills, CA facility is looki...
Location
Location
United States , Agoura Hills
Salary
Salary:
25.50 - 47.00 USD / Hour
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently working towards their BSEE/MSEE degree with emphasis on mixed-signal and analog integrated circuit design
  • Analog and/or Mixed-Signal integrated circuit design knowledge
  • Cadence EDA tools, Spectre, Hspice
  • Programming and Scripting, C++, VBA, Python
  • Knowledge working with lab equipment - oscilloscopes, DMM, etc.
  • Excellent written and verbal communication skills
  • Detail-oriented and possess excellent follow-up skills
  • Ability to work independently with minimal direction
  • Must be available for a min of 3 months Summer 2026
Job Responsibility
Job Responsibility
  • Assist design engineers in developing specifications for analog blocks
  • Assist design engineers to optimize and characterize a circuit via simulation (with Cadence EDA tools) over all process and operating conditions
  • Take part in the Physical implementation (layout) of circuits
  • Participate in documentation
  • Be part of the design review
  • Participate in IC evaluation in the lab
  • Fulltime
Read More
Arrow Right

Asic Verification Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
United States , Roseville
Salary
Salary:
153500.00 - 310500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Experience with scripting languages (Python, PERL, TCL or equivalent)
  • Experience with software programming languages (C
  • C++)
  • Experience with Verilog/System Verilog
  • Proficient in UVM methodologies
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right