CrawlJobs Logo
Meta Logo Meta · IT - Software Development

ASIC Engineer Intern, Architecture

United States, Sunnyvale 6660.00 - 11647.00 USD / Month · Job Posted January 23, 2026
Apply Position
Job Link Share

Job Description

Meta is seeking an ASIC Engineer Intern, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to work with AI/ML and video codec experts in the company, help architect state-of-the art machine learning accelerators and video transcoders and contribute to modeling these accelerators. Come work and learn alongside our expert engineers to build “Green” data center accelerators.

Job Responsibility

  • Work on advanced architecture, algorithms and models targeting either video compression or Machine Learning solutions
  • Analyze and map data center workloads to ASIC architecture
  • Develop performance and functional models to validate the architecture
  • Implement and analyze algorithms and enhanced architecture for the data center accelerators
  • Implement various models needed for the validation of the accelerators

Requirements

  • Currently has, or is in the process of obtaining, a Master's Degree in Electrical Engineering, Computer Engineering or related areas
  • Programming skills in C, C++ or related Object Oriented Programming
  • Knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment

Nice to have

  • Currently has, or is in the process of obtaining, a PhD degree in Electrical Engineering, Computer Engineering or related areas
  • Experience in video processing/compression or machine learning architectures or related experience
  • Experience in developing C++ code for hardware simulators and exposure to performance analysis of ASIC designs
  • Creativity and problem solving capabilities
  • Intent to return to degree-program after the completion of the internship/co-op
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Engineer Intern, Architecture

8 matching positions

ASIC Engineer Intern, Design

Meta is seeking an ASIC Design Engineer Intern to join our Infrastructure organi...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Verilog or System Verilog or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the IPs
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage
  • Support Simulation accelerators and post-Silicon validation
Read More
Arrow Right

Asic engineer intern, design verification

Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization....
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Experience thinking critically and creatively on how to verify designs, solve problems
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Develop tests, checkers and coverage to help verify designs
  • Develop understanding of the architecture and microarchitecture of designs
  • SystemVerilog/UVM/C code to generate test content
  • Develop scripts to automate various processes
  • Debug test failures, work with design, verification and modeling teams to fix and verify the fixes
  • Help improve verification processes and contribute to methodology
Read More
Arrow Right

ASIC Engineer Intern - Infra Silicon Enablement

Meta is seeking an ASIC Engineering Intern to join our Release to Production Eng...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Completed Coursework in Computer architecture and/or Electrical engineering
  • Experience with troubleshooting, debug and analytics for Silicon products
  • Experience in Linux, Python, C/C++ and/or similar languages (data structures, algorithms, and OOP)
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to a degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Work across all aspects of silicon lifecycle to deliver reliable and performant silicon solutions - from early architecture and design inputs, pre-silicon validation, bring-up and post-silicon characterization and deployment in fleet
  • Create/develop validation and automation tool sets targeted at silicon validation and productization - inclusive of, but not limited to silicon diagnostics, performance analysis, debug tools, bare metal and full stack systems, from early labs to data center deployments
  • Understand production system use cases to improve validation
  • Provide feedback into next generation architecture and design with insights from the production fleet
  • Root-cause, resolve and remediate issues with silicon across the product lifecycle
Read More
Arrow Right

ASIC Engineer Intern, Implementation

Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization....
Location
Location
United States , Sunnyvale
Salary
Salary:
6660.00 - 11647.00 USD / Month
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Verilog, VHDL, or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback
  • Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same
  • Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)
  • Support and develop EDA Infrastructure, and help improve designer productivity
  • Support Simulation accelerators and post-Silicon validation
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

Signal Integrity Engineer, Intern

Meta is seeking a platform Signal Integrity (SI) intern to join our Infra HDRTP ...
Location
Location
United States , Menlo Park
Salary
Salary:
6688.00 - 11467.00 USD / Month
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently pursuing or holding a Master's degree in Electrical Engineering, Computer Science and Engineering, or a related field
  • Demonstrated theoretical foundation and practical experience in electrical design and validation
  • Experience with computer and server system architecture
  • Proficiency in CAD software for 1)Schematic capture 2)PCB layout 3)ADS simulation
Job Responsibility
Job Responsibility
  • Collaborate on the development of AI and network hardware designs and system solutions, guiding them from conceptualization to deployment
  • Contribute to defining requirements for novel solutions and spearhead the design, development, and testing of passive and active electrical interfaces in the high-speed links (224Gbps+, PCIe Gen6+, and other interfaces)
  • High-speed modeling and simulation (pre-layout and post-layout SI analysis)
  • PCB stackup analysis and AC/DC power integrity validation
  • COM and IBIS-AMI model simulation
  • Designing, developing, and testing components, as well as creating software automation for systems and products leveraging diverse technologies
  • Work in a collaborative environment across Meta, with system suppliers and ASIC suppliers, to drive Meta's requirements for development, planning, operation, and fleet deployment
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Infra Silicon Pre/Post Silicon Validation

Meta is hiring ASIC Engineers within the Infrastructure organization. We are loo...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience with ASIC development cycles, Pre/Post Silicon Validation
  • 8+ years of experience with troubleshooting, debug and analytics for Silicon products
  • Experience in Python, C/C++ and/or similar languages (data structures, algorithms, and OOP)
  • Experience working with internal and external partners for ASIC and/or systems development
  • Experience in ASIC Design or Development, Emulation and Post Silicon validation
Job Responsibility
Job Responsibility
  • Work across all aspects of silicon lifecycle to deliver reliable and performant silicon solutions. From early architecture and design inputs, pre-silicon test readiness/validation, post-silicon bring-up, validation, characterization and deployment in fleet
  • Create/develop validation plan, tests and automation tool sets targeted at silicon validation and productization. Inclusive of, but not limited to silicon diagnostics, performance analysis, debug tools, bare metal and full stack systems, from early labs to data center deployments
  • Understand production system use cases to improve silicon validation
  • Provide feedback into next generation architecture and design with insights from the production fleet
  • Root-cause, resolve and remediate issues with silicon across the product lifecycle
  • Lead end-to-end silicon validation effort, driving strategy, planning, execution, and post-silicon enablement to ensure successful product delivery
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Asic Engineer Staff

Hewlett Packard Enterprise is seeking an ASIC Engineer Staff to lead projects in...
Location
Location
United States , Durham
Salary
Salary:
130500.00 - 300000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI design or VLSI concepts
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools.
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization.
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right