CrawlJobs Logo
Meta Logo Meta · IT - Software Development

Asic Engineer, Implementation

United States, Sunnyvale 166000.00 - 198220.00 USD / Year · Job Posted January 23, 2026
Apply Position
Job Link Share

Job Description

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology.

Job Responsibility

  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
  • Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them
  • Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures
  • Perform RTL Lint and work with the Designers to create waivers
  • Perform RTL Clock Domain Crossing Analysis and do block level CDC signoff
  • Perform RTL Reset Domain Crossing Analysis and do block level RDC signoff
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC
  • Analyze the inter-block timing and come up with IO budgets for the various partition blocks
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power)
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks
  • Interact with Physical Design Engineers and provide them with timing/congestion feedback

Requirements

  • Bachelor's degree (or foreign degree equivalent) in Electronics Engineering, Computer Engineering, Computer Science, Analytics, or related field and 3 years of work experience in the job offered or related occupation
  • Requires 3 years of experience in the following skills: Front End Design Integration
  • RTL design using Verilog
  • RTL Physical Synthesis and design optimization for Power, Performance, Area
  • Knowledge of front-end and back-end ASIC tools
  • Floor planning for I/O, Hard Macros
  • Writing Timing Constraints for Block Synthesis, Timing
  • Using Synthesis Tools (Design Compiler, Genus)
  • Using Physical Design Tools (Innovus, ICC)
  • Using Static Timing Tools (Primetime)
  • Managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues
  • Communicating across functional internal teams and vendors

What we offer

  • bonus
  • equity
  • benefits
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Asic Engineer, Implementation

8 matching positions

ASIC Engineer Intern, Implementation

Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization....
Location
Location
United States , Sunnyvale
Salary
Salary:
6660.00 - 11647.00 USD / Month
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Verilog, VHDL, or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback
  • Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same
  • Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)
  • Support and develop EDA Infrastructure, and help improve designer productivity
  • Support Simulation accelerators and post-Silicon validation
Read More
Arrow Right

Senior Engineer - ASIC Backend Synthesis

Join Ericsson’s cutting-edge journey to shape the future of 5G networks! As an P...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years in physical synthesis or logic design implementation
  • Expert-level use of Fusion Compiler
  • Strong SDC constraint authoring and management skills
  • Experience with physical-aware synthesis flows and P&R hand-off
  • Working knowledge of STA (PrimeTime)
  • Proficiency in Tcl
  • Python scripting a strong plus
  • At least one tape-out on 7nm or below
  • B.Tech / M.Tech / M.S. in Electronics Engineering, VLSI Design, Computer Engineering, or a related field
  • Strong foundation in digital logic design, CMOS circuit theory, and standard-cell library concepts
Job Responsibility
Job Responsibility
  • Physical-Aware Synthesis (PAS)
  • Execute physical-aware and floorplan-driven synthesis flows to minimize post-layout timing and congestion surprises
  • Integrate synthesis with P&R tools for early physical feedback loops — congestion-aware optimization, placement-aware buffering, and pre-CTS timing
  • Collaborate with P&R engineers on DEF/floorplan hand-off
  • iterate on netlist quality to reduce downstream ECO effort
  • Perform flat and hierarchical synthesis for large designs
  • manage partitioning and interface timing budgets
  • Perform formal or equivalence check on the netlist at block or top level
  • QoR & Optimization
  • Track and report key QoR metrics — timing slack, area, cell count, power — across design iterations and process corners
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (IO and High‑Speed Design)

Principal Engineer will contribute to the design and development of IO and high‑...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electronics & Telecommunication or Electrical Engineering
  • 9+ years of hands-on experience in High‑Speed I/O design
  • Strong hands-on experience in TX/RX design for high-speed memory interfaces such as DDR4, DDR5, and HBM, including comprehensive timing budget analysis
  • Practical experience with IO standards and IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration circuits, HV‑tolerant and fail‑safe IOs, and crystal oscillators
  • Expertise in ESD circuit design, including familiarity with ESD guidelines, methodologies, and best practices across multiple process nodes
  • Proficient with industry‑standard custom design tools such as Cadence Virtuoso, Synopsys Custom Compiler, and SPICE simulators (HSPICE, Spectre, FineSim), including statistical simulation methodologies
  • Deep understanding of CMOS technologies, including FinFET nodes and awareness of associated DSM (Deep Sub‑Micron) challenges
  • Highly analytical mindset with the ability to work effectively in multidisciplinary teams
  • Creative, innovative thinker with strong personal ownership and attention to detail
  • Strong theoretical foundation complemented by a pragmatic, solution‑oriented approach
Job Responsibility
Job Responsibility
  • Contribute to the design and development of IO and high‑speed interface solutions for next‑generation SoCs in advanced CMOS technology nodes
  • Participate in the design, and implementation of IO and high‑speed interface solutions for SanDisk ASIC controllers
  • Evaluate design approaches, implement blocks at the circuit and RTL levels as applicable, perform detailed analysis, and drive design closure with focus on quality and schedule
  • Collaborate with layout engineers by providing clear guidance, performing schematic‑layout reviews, and ensuring design robustness and layout quality
  • Support SOC integration activities, debug integration issues, and participate in post‑tapeout efforts including silicon characterization and performance validation
  • Provide technical guidance to junior engineers, support their ramp‑up, and contribute to fostering a culture of technical excellence
  • Contribute ideas for design improvements, propose enhancements to design methodologies, and support the development of efficient flows and best practices
  • Fulltime
Read More
Arrow Right

ASIC Engineer

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
158956.00 - 198220.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree (or foreign equivalent) in Computer Science, Computer Engineering, or a related field
  • Requires completion of one university-level course, one research project, or one internship involving: Demonstrated knowledge of Computer Architecture and Logic Design fundamentals
  • RTL development using Verilog, System Verilog or HLS
  • Exposure to Micro-architecture development
  • Lint, CDC, Synthesis, & Power Optimization
  • Synthesis, Timing Closure or Formal Verification Methodology
  • TCL, Python, Perl, or Shell-scripting
Job Responsibility
Job Responsibility
  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the Ips
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage, Support Simulation accelerators and post-Silicon validation
  • Ensure that the designs are CDC and Lint clean
  • Get involved in performance discussions and implement power, performance, area aware designs
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
132198.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor’s degree (or foreign equivalent) in Computer Science, Computer Software, Computer Engineering, Electrical and Computer Engineering, Electronics and Telecommunication Engineering, Applied Sciences, Mathematics, Physics, or related field and 1 year of work experience in the job offered or in a computer-related occupation
  • Requires 1 year of experience in the following: Verilog, System Verilog/UVM methodology or C/C++ based verification
  • Block/IP/sub-system or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Implementing Design Verification infrastructure (Testbench, RAL based register verification, Functional coverage, or Regression setup) and executing the full verification cycle
  • Industry standard Bus Protocols, such as AMBA AXI, AHB, or APB
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement IP/SoC verification plans, build verifications test benches to block IP/subsystem/SoC level verification and develop functional tests based Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Experienced Engineer - ASIC Verification

We are starting a new Silicon R&D center in Bangalore. Join our team as we pione...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in electrical or computer engineering
  • 5+ years industry experience in ASIC IP verification using SystemVerilog and UVM
  • Experience in developing creating directed/randomized test cases
  • Experience in implementing scoreboards, checkers, bus functional models within UVM environments
  • Experience with AMBA-based designs such as AXI and CHI
  • Experience with SystemVerilog Assertions
  • Experience with Cadence or Synopsys verification suites
  • Team-oriented, prioritizing team success within the team, across teams, and across sites over individual results
  • Experienced at communicating and meeting expectations within and across teams in an agile environment
  • High attention to detail and commitment to quality
Job Responsibility
Job Responsibility
  • Take part in the verification of designs, whether at the block or subsystem level
  • Participate in defining and implementing UVM-based test environments
  • Support the creation of Verification Strategies and contribute to the development and execution of Verification Plans
  • Develop, run, and debug test cases to ensure design quality
  • Contribute to the improvement and optimization of verification methodologies
  • Generate documentation throughout the verification lifecycle
  • Collaborate closely with other verifiers, designers, and architects
  • Build competence in the technical domain
  • Engage in cross-team collaboration to ensure successful project delivery
What we offer
What we offer
  • Creative Freedom
  • Global Impact
  • Work-Life Balance
  • Professional Growth
  • An international work environment with opportunities for professional growth and development
  • A collaborative and inclusive culture that values diversity and innovation
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
149000.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Master's degree (or foreign degree equivalent) in Electrical Engineering, Computer Engineering, Computer Science, Electrical and Computer Engineering, Electronics and Telecommunication Engineering or related field
  • 2 years of work experience in the job offered or related occupation
  • 2 years of experience in Verilog, System Verilog/UVM methodology based verification
  • 2 years of experience in Block/IP/sub-system and/or SoC level verification based on System Verilog UVM based methodologies
  • 2 years of experience in EDA tools and scripting (Python, Shell) used to build tools and flows for verification environments
  • 2 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • 2 years of experience in Developing and executing verification test plans, random stimulus, coverage, and assertions
  • 2 years of experience in debugging and root cause failures and tracking verification completion using metrics
  • 2 years of experience working in a CPU or GPU or HW Accelerator verification
  • 2 years of experience in executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/subsystem/ SoC level verification and develop functional tests
  • Debug, rootcause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with crossfunctional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
186000.00 - 192170.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor's degree (or foreign degree equivalent) in Computer Science, Computer Engineering, Electrical Engineering, Electronics Engineering, or a related field, followed by 3 years of work experience in the job offered or a computer-related occupation
  • Requires 3 years of experience in Verilog, System Verilog/UVM methodology based verification
  • Requires 3 years of experience in Block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM based methodologies
  • Requires 3 years of experience in EDA tools and scripting (C++ or Python, Shell) used to build tools and flows for verification environments
  • Requires 3 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • Requires 3 years of experience in Developing and executing verification testplans, random stimulus, coverage
  • Requires 3 years of experience in Debugging and root cause failures and tracking verification completion using metrics
  • Requires 3 years of experience in Working in a CPU or GPU or SOC or HW Accelerator verification
  • Requires 3 years of experience in Executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/sub-system/SoC level verification and develop functional tests
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right