CrawlJobs Logo

ASIC Engineer, Emulation

meta.com Logo

Meta

Location Icon

Location:
United States , Sunnyvale

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

146000.00 - 209000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

Engineers with experience in HW emulation and prototyping required to build ASIC/System on Chip (SoC) and IP for data center applications.

Job Responsibility:

  • Deliver high-quality emulation and prototyping models on industry-standard emulation and prototyping platforms
  • Design, build, and execute comprehensive emulation test plans to ensure model accuracy and support pre-silicon validation efforts
  • Lead the development and adoption of best-in-class emulation methodologies to accelerate hardware verification and software development
  • Collaborate with Design, DV, validation, and software teams to develop tools, flows, and mechanisms that demonstrate key performance indicators such as functionality, performance, and power efficiency
  • Enhance and mature standard interfaces including PCIe, DDRx, USB, and other interfaces on emulation components such as speed bridges, transactors, and virtual components
  • Continuously improve the efficiency and effectiveness of emulation components and workflows for testing, debugging, analysis, and automation
  • Partner with vendors to troubleshoot issues, deploy new emulation capabilities, and drive ongoing improvements

Requirements:

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ Years of experience with EDA tools and scripting languages used to build tools and flows for complex emulation environments
  • Experience with current emulation technologies and methods, simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, and hybrid methods

Nice to have:

  • Track record of successful ASIC/SoC where emulation is a critical workflow
  • Experienced in compilation and build flows and creating build flows from scratch with necessary design modifications for emulation
  • Experience in creating emulation systems for Multi-chip/SoC/IP designs and understanding of trade-offs between emulation resource consumptions, performance and ease of debug
  • Experience managing multiple programs and enabling verification to achieve coverage closure and SW to achieve left shift of software development
  • Experience with SystemVerilog and C++ to model RTL components and transactors
  • Experience with post-silicon bring up, debug, and reproducing issues on emulators
  • Experience with cadence (palladium/protium) and Synopsys (zebu) tools
  • Experience with scripting languages such as Python, Perl and TCL
What we offer:
  • bonus
  • equity
  • benefits

Additional Information:

Job Posted:
January 23, 2026

Icon
Meta - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Engineer, Emulation

Software Development Kit and Application Specific Integrated Circuit Systems Software Engineer III

Designs, develops, troubleshoots and debugs software programs for software enhan...
Location
Location
United States , Roseville
Salary
Salary:
103400.00 - 237000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Computer Engineering, Computer Science, or equivalent
  • Typically, 4-6 years' experience
  • Extensive experience with multiple software systems design tools and languages: Real-time embedded OS, C, Rust, Go and Python
  • Experience to read the ASIC designs and understand them in detail
  • Experience working with Emulator and Simulator environments
  • Excellent analytical and problem-solving skills
  • Experience in overall architecture of software systems: Linux kernel drivers, Embedded Systems
  • Designing and integrating software systems running on multiple platform types into overall architecture
  • Evaluating forms and processes for software systems testing and methodology, including writing and execution of test plans, debugging, and testing scripts and tools
  • Excellent written and verbal communication skills
Job Responsibility
Job Responsibility
  • Designs enhancements, updates, and programming changes for portions and subsystems of systems software, including operating systems, compliers, networking, utilities, databases, and Internet-related tools
  • Analyzes design and determines coding, programming, and integration activities required based on general objectives and knowledge of overall architecture of product or solution
  • Writes and executes complete testing plans, protocols, and documentation for assigned portion of application
  • identifies and debugs, and creates solutions for issues with code and integration into application architecture
  • Leads a project team of other software systems engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for assigned systems portion or subsystem
  • Collaborates and communicates with management, internal, and outsourced development partners regarding software systems design status, project progress, and issue resolution
  • Represents the software systems engineering team for all phases of larger and more-complex development projects
  • Provides guidance and mentoring to less- experienced staff members
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Power Methodology Engineer, Data Center Hardware IPs

A senior power lead for power architecture solutions, specializing in areas like...
Location
Location
United States , Santa Clara
Salary
Salary:
191040.00 - 286560.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Extensive industry experience, with a specialization in low-power-processor architectures or power management
  • Expertise in ASIC/SoC power analysis and optimization techniques
  • Working experience in dynamic and leakage power estimation, analysis, and reduction at various levels (architecture, RTL, circuit design)
  • AI/ML Concepts: Familiarity with machine learning algorithms and their application to power simulation/optimization, as well as an understanding of NPU function and AI workload characteristics
  • Proficiency in hardware description languages like Verilog or VHDL, and scripting
  • Strong analytical skills and experience with power analysis tools (e.g., PowerArtist, PTPX)
  • Expertise in hardware description languages (Verilog, VHDL), scripting (Python), and simulation/analysis tools
  • Strong analytical and problem-solving skills to tackle complex, multidisciplinary power and performance challenges
  • Several years of experience in dynamic and leakage power estimation, analysis, and reduction at various levels (architecture, RTL, circuit design)
  • Strong scripting and automation skills, preferably in Python
Job Responsibility
Job Responsibility
  • Focuses on optimizing the energy efficiency and power delivery of high-performance computing hardware used in large-scale AI and machine learning applications
  • Driving power methodology for AI-specific hardware components (like tensor cores and matrix multiplication engines) and using simulation tools (e.g., PowerArtist, PTPX) to estimate and optimize power consumption
  • Workload Optimization: Analyze the power and performance characteristics of AI, Graphics, Battery life WLs, especially specific WLs for NPUs, GPUs, and CPUs
  • Performance/Watt Optimization: Focus on maximizing performance while staying within strict power and thermal limits, which is critical for both data center and gaming applications
  • Power Optimization: Estimate and analyze power consumption at various stages of chip design (architecture, RTL, physical design)
  • Analysis and modeling: Creating power models and scripts for performance/power trade-offs
  • Methodology Development: Researching, developing, and deploying methodologies and automated flows (using scripting languages like Python or Perl) to enhance power analysis efficiency
  • Collaboration: Working with other teams, including RTL, Architecture, Physical Design, Emulation, software, Firmware to ensure power requirements are met across the hardware-software stack
  • Leadership: Mentoring junior team members and providing technical leadership on complex projects
  • Fulltime
Read More
Arrow Right
New

Asic Engineer, Implementation

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
166000.00 - 198220.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree (or foreign degree equivalent) in Electronics Engineering, Computer Engineering, Computer Science, Analytics, or related field and 3 years of work experience in the job offered or related occupation
  • Requires 3 years of experience in the following skills: Front End Design Integration
  • RTL design using Verilog
  • RTL Physical Synthesis and design optimization for Power, Performance, Area
  • Knowledge of front-end and back-end ASIC tools
  • Floor planning for I/O, Hard Macros
  • Writing Timing Constraints for Block Synthesis, Timing
  • Using Synthesis Tools (Design Compiler, Genus)
  • Using Physical Design Tools (Innovus, ICC)
  • Using Static Timing Tools (Primetime)
Job Responsibility
Job Responsibility
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
  • Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them
  • Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures
  • Perform RTL Lint and work with the Designers to create waivers
  • Perform RTL Clock Domain Crossing Analysis and do block level CDC signoff
  • Perform RTL Reset Domain Crossing Analysis and do block level RDC signoff
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC
  • Analyze the inter-block timing and come up with IO budgets for the various partition blocks
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Design Architect

We are seeking a highly experienced ASIC Networking Architect to join our archit...
Location
Location
United States
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or Computer Science. Ph.D. is a plus
  • Minimum 10+ years in ASIC architecture, with a focus on networking, computing, or high-performance data processing
  • Strong Background in: Computer Architecture: Multicore processing, memory hierarchy optimizations, hardware-software co-design
  • Networking Protocols: Ethernet, TCP/IP, BGP, MPLS, VXLAN, QoS, congestion control mechanisms
  • ASIC Development Lifecycle: RTL design (Verilog/SystemVerilog), verification methodologies (UVM), synthesis, P&R constraints, and tape-out experience
  • High-Speed Interfaces: PCIe Gen6, SerDes, CXL, HBM integration
  • Security & Virtualization: Hardware acceleration for secure packet processing, hypervisor optimizations, and virtual network functions
  • Leadership & Collaboration Skills: Experience working with cross-functional teams spanning hardware, software, and systems
  • Strong problem-solving and analytical abilities with a track record of delivering complex ASIC projects
Job Responsibility
Job Responsibility
  • Architecture Definition: Develop the micro-architecture and high-level design of networking ASICs, ensuring alignment with product goals, performance targets, and industry standards
  • Networking Protocols & Technologies: Design ASICs that support Ethernet (200G/400G/800G+), Programmability, and AI-driven networking enhancements
  • Computer Architecture & Memory Subsystems: Optimize packet processing pipelines, caching strategies, memory architectures (HBM, DDR, TCAM, SRAM), and interconnect fabrics for high-bandwidth, low-latency performance
  • ASIC Design Collaboration: Work with logic design, verification, and physical design teams to ensure smooth RTL implementation, synthesis, timing closure, and signoff
  • Performance Analysis & Optimization: Use simulation and emulation tools to model ASIC performance, validate system throughput, and optimize power/performance trade-offs
  • Security & Reliability Features: Implement security mechanisms such as MACSec, IPsec, and deep packet inspection for trusted networking solutions
  • Industry Trends & Future Technologies: Stay ahead of advancements in disaggregated networking, hardware acceleration (DPUs, SmartNICs), AI-driven networking, and software-defined infrastructure to influence long-term ASIC roadmaps
  • Technical Leadership: Drive architectural innovation and mentor engineers in design methodologies, ASIC lifecycle best practices, and system integration challenges
  • Influence Business decisions: Leverages recognized domain expertise, business acumen, and experience to influence decisions of executive business leadership, outsourced development partners, and industry standards groups
What we offer
What we offer
  • Health & Wellbeing: We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing
  • Personal & Professional Development: We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division
  • Unconditional Inclusion: We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good
  • Fulltime
Read More
Arrow Right
New

ASIC Engineer, SoC Verification

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of 'first-pass success' in ASIC development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right
New

ASIC Engineer, Design Verification

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 6+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right
New

ASIC Engineer, Performance & Package Verification

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of 'first-pass success' in ASIC development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Multilingual Expert Software Engineer

This role involves designing, developing, debugging, and leading software enhanc...
Location
Location
Costa Rica , Heredia
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Computer Science, Information Systems, Electrical Engineering
  • Typically 4-6 years experience
  • Extensive experience with multiple software systems design tools and languages: Real-time embedded OS, C, Rust, Go and Python
  • Experience to read the ASIC designs and understand them in detail
  • Experience working with Emulator and Simulator environments
  • Excellent analytical and problem-solving skills
  • Experience in overall architecture of software systems: Linux kernel drivers, Embedded Systems
  • Designing and integrating software systems running on multiple platform types into overall architecture
  • Evaluating forms and processes for software systems testing and methodology, including writing and execution of test plans, debugging, and testing scripts and tools
  • Familiarity with core AI principles such as supervised and unsupervised learning, model training and evaluation, and algorithm selection
Job Responsibility
Job Responsibility
  • Designs enhancements, updates, and programming changes for portions and subsystems of systems software, including operating systems, compliers, networking, utilities, databases, and Internet-related tools
  • Leads multiple project teams of other software systems engineers and responsible for all stages of design and development for complex products and platforms, including solution design, analysis, coding, testing, and integration
  • Analyzes design and determines coding, programming, and integration activities required based on general objectives and knowledge of overall architecture of product or solution
  • Writes and executes complete testing plans, protocols, and documentation for assigned portion of application
  • identifies and debugs, and creates solutions for issues with code and integration into application architecture
  • Leads a project team of other software systems engineers and internal and outsourced development partners to develop reliable, cost-effective, and high-quality solutions for assigned systems portion or subsystem
  • Collaborates and communicates with management, internal, and outsourced development partners regarding software systems design status, project progress, and issue resolution
  • Designs and implements AI-driven enhancements within systems software to improve performance, diagnostics, and automation
  • Leverages machine learning models and data analytics to optimize system behavior, detect anomalies, and support intelligent decision-making across platforms and subsystems
  • Represents the software systems engineering team for all phases of larger and more-complex development projects
What we offer
What we offer
  • Comprehensive suite of health, financial, and emotional wellbeing benefits
  • Specific programs catered to helping employees reach their career goals
  • Inclusive environment embracing diversity and individual uniqueness.
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy