CrawlJobs Logo
Meta Logo Meta · IT - Software Development

ASIC Engineer, Design

United States, Sunnyvale 146000.00 - 209000.00 USD / Year · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

Meta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning, graphics, display, and network acceleration. You will collaborate with world-class researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.

Job Responsibility

  • Develop micro-architecture, RTL coding, and design verification for complex IPs
  • Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration
  • Assist performance/power analysis of the design and help meet power and performance targets
  • Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test
  • Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads

Requirements

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume
  • Experience in digital design Microarchitecture, RTL coding, SoC integration and micro-architecture development
  • Demonstrated communication and collaboration skills

Nice to have

  • Master’s or PhD degree in Electrical Engineering, Computer Science or related areas
  • Experience in CPU, NOC, Memory, Die-to-die and Peripheral Subsystems
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • Experienced in managing SOC-level boot flow, Silicon Debug architectures and PLL/sequencing clocks and resets within SOC architectures

What we offer

  • bonus
  • equity
  • benefits
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Engineer, Design

8 matching positions

ASIC Engineer, Design Verification

Meta's Infrastructure Silicon team is seeking a Staff ASIC Design Verification E...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Senior FPGA ASIC Design Engineer

Join a team at the forefront of computing innovation. This is an exceptional opp...
Location
Location
United Kingdom , Penicuik
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience with modern, complex digital processing architectures
  • Deep understanding of FPGA and ASIC design flows, tools, and system-level design
  • Solid software development and integration skills
  • A proven track record of technical leadership, mentoring engineers, and driving projects from concept to delivery
Job Responsibility
Job Responsibility
  • Lead technical discussions and collaborate with system architects, hardware, and software engineers to define and deliver new features
  • Act as a technical mentor to junior engineers through design reviews, best-practice guidance, and day-to-day support
  • Design and implement high-quality, high-performance RTL for new features, modules, and systems
  • Develop software and scripts to configure, control, and test hardware modules and systems
  • Create clear, detailed documentation describing designs and interactions with hardware and software components
  • Debug complex system-level issues, identify root causes, and partner with verification teams to deliver robust solutions
  • Estimate development schedules and test-environment needs, and support junior engineers with project planning
  • Champion continuous improvement in design, validation, and development workflows
  • Take on increasing leadership responsibilities, with a clear path toward senior technical or team management roles
  • Fulltime
Read More
Arrow Right

ASIC Design Engineer

This role has been designed as ‘Onsite’ with an expectation that you will primar...
Location
Location
United States , Sunnyvale
Salary
Salary:
120000.00 - 243000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical Engineering required (Master’s strongly desired) with 4+ years of relevant experience
  • Strong analytical/problem solving skills
  • Knowledge of Computer Architecture/networking protocols through graduate level courses or prior work is a plus
  • Strong coding skills in Verilog/System Verilog through courses/projects and previous work experience is desired
  • Knowledge of synthesis/lint and other state-of-the-art EDA tools is desired
  • Excellent written and verbal communications skills are good to have
  • Knowledge of Perl/Python is a plus
  • Experience with AI agentic tools is a plus
Job Responsibility
Job Responsibility
  • Start with a functional specification of a module and produce a detailed micro-architecture specification that meets the power/area requirements
  • Implement the design using Verilog or System Verilog
  • Write functional coverage/SVA to help verification catch corner case bugs
  • Work with the Physical Design team for optimal floorplan and timing closure
  • Identify and fix timing in RTL to meet the frequency target
  • Work with the Verification team to make sure your block is fully validated
  • Provide mentoring/guidance to new college-grad engineers and interns
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Asic Design Engineer Iv

The successful candidate is considered an emerging authority, who applies extens...
Location
Location
United States , Home
Salary
Salary:
101326.82 - 243486.84 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor degree in Hardware or Electrical Engineering (EE) with 8-10 years of experience, Masters degree in Hardware or Electrical Engineering (EE) with 6-8 years of experience or a PhD in Hardware or Electrical Engineering (EE) with 3-5 years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verify the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) & reset domain crossing (RDC) verification, Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Run static timing analysis and power analysis after the CTS and place and route
  • Perform packaging and an evaluation board for the physical chip
  • Develop and maintain technical procedures, documentation, and manuals and compile and analyze operational data and conduct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs
  • Fulltime
Read More
Arrow Right

ASIC Design Engineer III

Location
Location
United States , Home, New York
Salary
Salary:
82437.89 - 198097.02 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's (or equivalent) with 5-7 years of experience, or a Master's with 3-5 years of experience or a PhD with 0-2 years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim
Job Responsibility
Job Responsibility
  • Create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verifying the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) & reset domain crossing (RDC) verification, Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Run static timing analysis and power analysis after the CTS and place and route
  • Packaging and an evaluation board for the physical chip must also be performed
  • Develop and maintain technical procedures, documentation, and manuals and compile and analyze operational data and conduct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
What we offer
What we offer
  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
132198.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor’s degree (or foreign equivalent) in Computer Science, Computer Software, Computer Engineering, Electrical and Computer Engineering, Electronics and Telecommunication Engineering, Applied Sciences, Mathematics, Physics, or related field and 1 year of work experience in the job offered or in a computer-related occupation
  • Requires 1 year of experience in the following: Verilog, System Verilog/UVM methodology or C/C++ based verification
  • Block/IP/sub-system or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Implementing Design Verification infrastructure (Testbench, RAL based register verification, Functional coverage, or Regression setup) and executing the full verification cycle
  • Industry standard Bus Protocols, such as AMBA AXI, AHB, or APB
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement IP/SoC verification plans, build verifications test benches to block IP/subsystem/SoC level verification and develop functional tests based Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
149000.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Master's degree (or foreign degree equivalent) in Electrical Engineering, Computer Engineering, Computer Science, Electrical and Computer Engineering, Electronics and Telecommunication Engineering or related field
  • 2 years of work experience in the job offered or related occupation
  • 2 years of experience in Verilog, System Verilog/UVM methodology based verification
  • 2 years of experience in Block/IP/sub-system and/or SoC level verification based on System Verilog UVM based methodologies
  • 2 years of experience in EDA tools and scripting (Python, Shell) used to build tools and flows for verification environments
  • 2 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • 2 years of experience in Developing and executing verification test plans, random stimulus, coverage, and assertions
  • 2 years of experience in debugging and root cause failures and tracking verification completion using metrics
  • 2 years of experience working in a CPU or GPU or HW Accelerator verification
  • 2 years of experience in executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/subsystem/ SoC level verification and develop functional tests
  • Debug, rootcause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with crossfunctional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
186000.00 - 192170.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor's degree (or foreign degree equivalent) in Computer Science, Computer Engineering, Electrical Engineering, Electronics Engineering, or a related field, followed by 3 years of work experience in the job offered or a computer-related occupation
  • Requires 3 years of experience in Verilog, System Verilog/UVM methodology based verification
  • Requires 3 years of experience in Block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM based methodologies
  • Requires 3 years of experience in EDA tools and scripting (C++ or Python, Shell) used to build tools and flows for verification environments
  • Requires 3 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • Requires 3 years of experience in Developing and executing verification testplans, random stimulus, coverage
  • Requires 3 years of experience in Debugging and root cause failures and tracking verification completion using metrics
  • Requires 3 years of experience in Working in a CPU or GPU or SOC or HW Accelerator verification
  • Requires 3 years of experience in Executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/sub-system/SoC level verification and develop functional tests
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right