CrawlJobs Logo
Meta Logo Meta · IT - Software Development

ASIC Engineer, Architecture

United States, Sunnyvale 146000.00 - 209000.00 USD / Year · Job Posted January 25, 2026
Apply Position
Job Link Share

Job Description

Meta is seeking an ASIC Engineer, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to work with AI/ML and video codec experts in the company, help architect state-of-the art machine learning accelerators and contribute to modeling these accelerators. Come work and learn alongside our engineers to build “Green” data center accelerators.

Job Responsibility

  • Work on developing Data Center Machine Learning ASIC architecture, algorithms, models, or tools
  • Analyze and map data center workloads to ASIC architecture, as well as develop performance and functional models to validate the architecture
  • Implement various reference silicon architecture models needed for the validation of the accelerators

Requirements

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ experience in either silicon architecture, silicon modeling, performance architecture, kernel development, or building tools for silicon
  • Programming in C, C++, Python, or related Programming Languages
  • Experience and knowledge of Computer Architecture, or tools for silicon development
  • Experience and knowledge working in building custom silicon

Nice to have

  • Master’s or PhD degree in Electrical Engineering, Computer Engineering or related areas Experience driving power and performance trade-offs
  • Experience in developing and optimizing compute or collective kernels using CUDA or similar programming languages
  • Understanding of GPU architectures or other AI accelerator architectures
  • Experience in pre-silicon validation processes
  • Experience with runtime development, API design, device driver development, and library implementation

What we offer

  • bonus
  • equity
  • benefits
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Engineer, Architecture

8 matching positions

ASIC Engineer, Architecture

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Seattle
Salary
Salary:
198450.00 - 234520.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires Master’s degree (or foreign degree equivalent) in Electrical Engineering, or a related field followed by 24 months of experience in the job offered or in a related occupation
  • Requires 24 months of experience in the following: Coding in C, C++, Python
  • Conducting design reviews
  • Object-oriented software development
  • Analyze algorithms and enhanced architecture
  • Software development tools: Code editors (VIM or Emacs), and revision control systems (Git) and Linux, UNIX including file manipulation and simple commands
Job Responsibility
Job Responsibility
  • Build accelerators for Meta's top workloads enabling the data centres to scale efficiently
  • Work on developing Data Centre ASIC architecture, algorithms, models, Bootloaders or tools
  • Help architect state-of-the art machine learning accelerators and contribute to modelling these accelerators
  • Support performance modelling of the accelerators using C++
  • Verify stability, interoperability, portability, security, and scalability of system architecture
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Architecture

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
208936.00 - 241560.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree (or foreign degree equivalent) in Electrical Engineering, Computer Science, Computer Software, Computer Engineering, Telecommunications and Network Engineering or related field
  • 2 years of work experience in job offered or in a computer-related occupation
  • 2 years of experience in Object oriented design and C++
  • 2 years of experience in Hardware design and simulation
  • 2 years of experience in Cycle-accurate SoC performance model environments
  • 2 years of experience in Make file Creation and Python, Perl or PHP
  • 2 years of experience in Working with hardware IP blocks, sub-units and systems
  • Knowledge of Computer Architecture principles such as hardware pipelining, memory hierarchy and network on chip interconnects
Job Responsibility
Job Responsibility
  • Create modeling specification documents based on architecture and micro-architecture specifications
  • Implement transaction level models(TLM) as well as cycle accurate models of configurable hardware IP blocks, sub-units, systems and behavioral components, aimed at verifying the functional correctness and performance of the ASIC design
  • Collaborate with the kernel development team to qualify the performance of these microbenchmarks on the System C/C++models
  • Collaborate with the Design Verification team to debug and analyze functional and performance discrepancies between System C/C++models and RTL implementation
  • Create and maintain Make files and Python programs
  • Leverage knowledge of hardware design and simulation to assist with video transcode and machine learning ASIC design
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer Intern, Architecture

Meta is seeking an ASIC Engineer Intern, Architecture to join our Infrastructure...
Location
Location
United States , Sunnyvale
Salary
Salary:
6660.00 - 11647.00 USD / Month
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Master's Degree in Electrical Engineering, Computer Engineering or related areas
  • Programming skills in C, C++ or related Object Oriented Programming
  • Knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
Job Responsibility
Job Responsibility
  • Work on advanced architecture, algorithms and models targeting either video compression or Machine Learning solutions
  • Analyze and map data center workloads to ASIC architecture
  • Develop performance and functional models to validate the architecture
  • Implement and analyze algorithms and enhanced architecture for the data center accelerators
  • Implement various models needed for the validation of the accelerators
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

ASIC Engineer

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
158956.00 - 198220.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree (or foreign equivalent) in Computer Science, Computer Engineering, or a related field
  • Requires completion of one university-level course, one research project, or one internship involving: Demonstrated knowledge of Computer Architecture and Logic Design fundamentals
  • RTL development using Verilog, System Verilog or HLS
  • Exposure to Micro-architecture development
  • Lint, CDC, Synthesis, & Power Optimization
  • Synthesis, Timing Closure or Formal Verification Methodology
  • TCL, Python, Perl, or Shell-scripting
Job Responsibility
Job Responsibility
  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the Ips
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage, Support Simulation accelerators and post-Silicon validation
  • Ensure that the designs are CDC and Lint clean
  • Get involved in performance discussions and implement power, performance, area aware designs
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design

Meta is seeking highly skilled Design Engineers to join our team. In this role, ...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume
  • Experience in digital design Microarchitecture, RTL coding, SoC integration and micro-architecture development
  • Demonstrated communication and collaboration skills
Job Responsibility
Job Responsibility
  • Develop micro-architecture, RTL coding, and design verification for complex IPs
  • Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration
  • Assist performance/power analysis of the design and help meet power and performance targets
  • Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test
  • Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer Intern, Design

Meta is seeking an ASIC Design Engineer Intern to join our Infrastructure organi...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Verilog or System Verilog or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the IPs
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage
  • Support Simulation accelerators and post-Silicon validation
Read More
Arrow Right

Asic engineer intern, design verification

Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization....
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Experience thinking critically and creatively on how to verify designs, solve problems
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Develop tests, checkers and coverage to help verify designs
  • Develop understanding of the architecture and microarchitecture of designs
  • SystemVerilog/UVM/C code to generate test content
  • Develop scripts to automate various processes
  • Debug test failures, work with design, verification and modeling teams to fix and verify the fixes
  • Help improve verification processes and contribute to methodology
Read More
Arrow Right