CrawlJobs Logo
Meta Logo Meta · -

ASIC Engineer, Architecture

United States, Sunnyvale 146000.00 - 209000.00 USD / Year · Job Posted July 13, 2026
Apply Position
Job Link Share

Job Description

Meta's Silicon Engineering organization is building custom silicon solutions that power the infrastructure underpinning Meta's AI and data center workloads at scale. As an ASIC Engineer specializing in architecture, performance and modeling, you will define and drive the architectural performance analysis, pre-silicon modeling, and microarchitectural exploration of custom ASICs designed for Meta's infrastructure. In this role, you will establish functional and performance modeling methodologies and long-term silicon roadmap strategy, as well as develop and analyze workloads, partnering with architecture, design, and software teams to ensure Meta's infrastructure silicon meets the demanding throughput, latency, and efficiency targets required at hyperscale.

Job Responsibility

  • Drive microarchitectural exploration and trade-off analysis across compute, memory subsystem, interconnect, and I/O domains to inform silicon architecture decisions
  • Define and own the performance modeling strategy for custom infrastructure ASICs, including development of cycle-accurate and transaction-level simulation environments
  • Develop and maintain C++ models of AI chip IPs and subsystems for architecture exploration, performance analysis, and software development
  • Develop low-level workloads and kernels for machine learning training and inference applications
  • Establish performance analysis methodologies, benchmarking frameworks, and bottleneck identification techniques across the full ASIC pipeline
  • Collaborate with architecture, RTL design, and physical design teams to translate performance requirements into implementable microarchitectural specifications
  • Partner with software and systems teams to co-optimize workload scheduling, firmware, and driver behavior against silicon performance characteristics
  • Lead cross-functional technical reviews and communicate performance modeling results and architectural recommendations to engineering leadership
  • Define long-term performance modeling infrastructure roadmaps, including tooling, automation, and simulation platform investments
  • Mentor other engineers on performance modeling techniques, simulation methodology, and microarchitectural analysis best practices
  • Identify and resolve performance gaps between modeled and measured silicon behavior through structured root-cause analysis and model calibration

Requirements

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience in ASIC design, silicon engineering, or a related technical field
  • Proficiency in C++ and Python for developing simulation models, automation frameworks, and performance analysis tools
  • 5+ years of experience in ASIC performance modeling, microarchitectural analysis, or pre-silicon simulation for custom silicon or SoC designs
  • Experience with performance analysis of data center, AI accelerator, or high-performance computing workloads on custom silicon
  • Experience developing cycle-accurate or transaction-level performance models using C++ and SystemC for complex digital systems including processors, memory subsystems, or high-speed interconnects
  • Experience defining microarchitectural specifications and driving cross-functional alignment across architecture, RTL, and physical design teams
  • Experience with assembly programming languages, and compiler technologies

Nice to have

  • Experience with AI numerics, data types, math functions, and precision/accuracy analysis
  • Familiarity with post-silicon performance validation and model-to-hardware correlation methodologies
  • Experience with high-level synthesis, power-performance-area trade-off analysis, or PPA-driven microarchitectural optimization
  • Experience building or scaling performance modeling infrastructure for hyperscale data center ASICs, including network, storage, or AI inference accelerator designs
  • Experience with hardware description languages (e.g., SystemVerilog, VHDL) and simulation environments used in ASIC development flows
  • Experience writing and optimizing compute/collective kernels in CUDA or equivalent GPU programming frameworks
  • Experience developing Python-based automation pipelines for simulation orchestration, regression testing, and performance data analysis

What we offer

  • bonus
  • equity
  • benefits
Meta - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Engineer, Architecture

8 matching positions

ASIC Engineer, Architecture

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Seattle
Salary
Salary:
198450.00 - 234520.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires Master’s degree (or foreign degree equivalent) in Electrical Engineering, or a related field followed by 24 months of experience in the job offered or in a related occupation
  • Requires 24 months of experience in the following: Coding in C, C++, Python
  • Conducting design reviews
  • Object-oriented software development
  • Analyze algorithms and enhanced architecture
  • Software development tools: Code editors (VIM or Emacs), and revision control systems (Git) and Linux, UNIX including file manipulation and simple commands
Job Responsibility
Job Responsibility
  • Build accelerators for Meta's top workloads enabling the data centres to scale efficiently
  • Work on developing Data Centre ASIC architecture, algorithms, models, Bootloaders or tools
  • Help architect state-of-the art machine learning accelerators and contribute to modelling these accelerators
  • Support performance modelling of the accelerators using C++
  • Verify stability, interoperability, portability, security, and scalability of system architecture
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Architecture

Meta is seeking an ASIC Engineer, Architecture to join our Infrastructure organi...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ experience in either silicon architecture, silicon modeling, performance architecture, kernel development, or building tools for silicon
  • Programming in C, C++, Python, or related Programming Languages
  • Experience and knowledge of Computer Architecture, or tools for silicon development
  • Experience and knowledge working in building custom silicon
Job Responsibility
Job Responsibility
  • Work on developing Data Center Machine Learning ASIC architecture, algorithms, models, or tools
  • Analyze and map data center workloads to ASIC architecture, as well as develop performance and functional models to validate the architecture
  • Implement various reference silicon architecture models needed for the validation of the accelerators
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Architecture

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
208936.00 - 241560.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree (or foreign degree equivalent) in Electrical Engineering, Computer Science, Computer Software, Computer Engineering, Telecommunications and Network Engineering or related field
  • 2 years of work experience in job offered or in a computer-related occupation
  • 2 years of experience in Object oriented design and C++
  • 2 years of experience in Hardware design and simulation
  • 2 years of experience in Cycle-accurate SoC performance model environments
  • 2 years of experience in Make file Creation and Python, Perl or PHP
  • 2 years of experience in Working with hardware IP blocks, sub-units and systems
  • Knowledge of Computer Architecture principles such as hardware pipelining, memory hierarchy and network on chip interconnects
Job Responsibility
Job Responsibility
  • Create modeling specification documents based on architecture and micro-architecture specifications
  • Implement transaction level models(TLM) as well as cycle accurate models of configurable hardware IP blocks, sub-units, systems and behavioral components, aimed at verifying the functional correctness and performance of the ASIC design
  • Collaborate with the kernel development team to qualify the performance of these microbenchmarks on the System C/C++models
  • Collaborate with the Design Verification team to debug and analyze functional and performance discrepancies between System C/C++models and RTL implementation
  • Create and maintain Make files and Python programs
  • Leverage knowledge of hardware design and simulation to assist with video transcode and machine learning ASIC design
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer Intern, Architecture

Meta is seeking an ASIC Engineer Intern, Architecture to join our Infrastructure...
Location
Location
United States , Sunnyvale
Salary
Salary:
6660.00 - 11647.00 USD / Month
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Master's Degree in Electrical Engineering, Computer Engineering or related areas
  • Programming skills in C, C++ or related Object Oriented Programming
  • Knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
Job Responsibility
Job Responsibility
  • Work on advanced architecture, algorithms and models targeting either video compression or Machine Learning solutions
  • Analyze and map data center workloads to ASIC architecture
  • Develop performance and functional models to validate the architecture
  • Implement and analyze algorithms and enhanced architecture for the data center accelerators
  • Implement various models needed for the validation of the accelerators
Read More
Arrow Right

Asic Engineer, Physical Design

Meta is building custom silicon to power the next generation of infrastructure a...
Location
Location
United States , Sunnyvale, CA
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience in ASIC physical design, including hands-on ownership of full physical implementation flows from floorplanning through tapeout
  • 8+ years of experience with industry-standard EDA tools for placement, routing, clock tree synthesis, and signoff (e.g., Synopsys IC Compiler, Cadence Innovus, Primetime, Calibre)
  • Experience with static timing analysis, timing constraint development, and multi-corner multi-mode closure at advanced process nodes (7nm or below)
  • Experience defining and improving physical design methodologies, flows, and automation scripts at an organizational level
  • Experience collaborating cross-functionally with RTL design, circuit design, and verification teams to resolve physical implementation challenges
Job Responsibility
Job Responsibility
  • Lead physical implementation of complex ASIC blocks or full chips, including floorplanning, placement, clock tree synthesis, routing, and signoff across advanced process nodes
  • Define and drive physical design methodology, flow development, and best practices across the physical design organization
  • Perform and own timing closure, including static timing analysis, timing constraint authoring, and multi-corner multi-mode signoff
  • Drive power integrity analysis and optimization, including IR drop, electromigration, and dynamic power reduction techniques
  • Collaborate with RTL design and architecture teams to provide physical design feedback on microarchitecture decisions, floorplan feasibility, and design-for-manufacturability
  • Partner with custom layout and circuit design teams to integrate analog and mixed-signal blocks into the digital physical implementation flow
  • Develop and maintain physical design scripts, automation flows, and runsets to improve team productivity and implementation quality
  • Conduct design rule check and layout versus schematic verification, resolving violations in coordination with foundry and design teams
  • Evaluate and qualify new EDA tools and process design kits, providing technical recommendations to improve physical implementation outcomes
  • Mentor other engineers on physical design techniques, flow improvements, and signoff methodology across the team
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Asic Engineer, Infrastructure Specialist

As an ASIC Engineer, Firmware, you will architect, design, build and test embedd...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.S. degree in Computer Science or Electrical Engineering or equivalent experience
  • 6+ years of experience in embedded system development, including programming in C for development, debugging, testing and performance analysis
  • Experience in BootROM, bootloaders and secure boot development
  • Experience in platform firmware development for complex SoC's
  • Experience working with embedded hardware platforms and exposure to concepts such as clock-level issues, interrupts, and polling
Job Responsibility
Job Responsibility
  • Design and develop secure bootloader for next-gen data center chips
  • Lead the design and development of embedded software engineering activities and provide technical leadership and guidance to team members
  • Analyze, design, develop, and debug firmware for a wide variety of custom SoCs for data center solutions
  • Be a go-to person to escalate the most complex development, performance and evaluation issues that require in-depth knowledge of product-focused firmware development
  • Support all phases of hardware development – including early architecture requirements definition for custom silicon, firmware architecture, implementation, simulation, FPGA debug, chip bring up and support systems and software teams on algorithm development on validated systems
  • Play a critical role in the definition and execution of long-term roadmaps in partnership with silicon architects, hardware designers, OS team, and algorithm and model development teams
  • Understand and implement power-management, boot loaders, scheduling, inter-processor communication, firmware/system interfaces on RTOS and/or bare-metal environments
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

ASIC Engineer

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
158956.00 - 198220.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree (or foreign equivalent) in Computer Science, Computer Engineering, or a related field
  • Requires completion of one university-level course, one research project, or one internship involving: Demonstrated knowledge of Computer Architecture and Logic Design fundamentals
  • RTL development using Verilog, System Verilog or HLS
  • Exposure to Micro-architecture development
  • Lint, CDC, Synthesis, & Power Optimization
  • Synthesis, Timing Closure or Formal Verification Methodology
  • TCL, Python, Perl, or Shell-scripting
Job Responsibility
Job Responsibility
  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the Ips
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage, Support Simulation accelerators and post-Silicon validation
  • Ensure that the designs are CDC and Lint clean
  • Get involved in performance discussions and implement power, performance, area aware designs
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right