CrawlJobs Logo

ASIC Engineer, Accelerator Systems

meta.com Logo

Meta

Location Icon

Location:
India , Bangalore

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

Meta is seeking a highly skilled and experienced ASIC Systems Engineer to join our team. As a key member of our engineering team, you will be responsible for designing, developing, and maintaining system tools/drivers/drivers, diagnostics SW and performance optimization/benchmarking toolsthat support Meta's advanced AI accelerator ASIC in production.

Job Responsibility:

  • Design, develop, and maintain system/diagnostics tools/services/libraries to support the ASIC
  • Develop diagnostics tools to troubleshoot and debug issues with the ASIC and related software components
  • Optimize and benchmark the performance of the ASIC and related software components
  • Collaborate with hardware engineers to understand the ASIC architecture and design
  • Collaborate with software engineers to integrate the ASIC into the overall software stack
  • Participate in code reviews and contribute to the development of best practices
  • Stay up-to-date with the latest developments in Linux kernel development and related technologies

Requirements:

  • BS/MS in Computer Science or a related field
  • 5+ years of experience in Linux system SW development and embedded FW development
  • Proficient in C and C++ programming with deep technical expertise
  • Experience with some of the following modules/domains: PCIe, Networking, Flash, Memory, CPU, GPU, DRAM (DDR4/5 or HBM)
  • Experience of developing diagnostic/telemetry tools and RAS features
  • Knowledge of computer architecture and hardware design principles
  • Experience with performance optimization and benchmarking
  • Exceptional problem-solving skills and proven ability to work independently
  • Excellent communication skills, both written and oral

Nice to have:

  • Experience of working on a HW product
  • Experience of working with HW tools including architecture models, emulation platforms and FPGA environment (VCS, Palladium, Protium, Zebu, Veloce, Cadence, Mentor, Synopsys)
  • Experience with AI accelerator ASICs
  • Experience with continuous integration and continuous deployment (CI/CD) pipelines
  • Experience with performance optimization and benchmarking
  • Experience of developing RAS features for a product

Additional Information:

Job Posted:
February 14, 2026

Icon
Meta - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Engineer, Accelerator Systems

System Validation Engineer

We’re hiring a Sr. Staff/Staff Systems Engineer at Achronix. If you are a system...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
achronix.com Logo
Achronix Semiconductor
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Expertise with PCIE and/or Ethernet specification protocols
  • Hands-on in lab environment
  • Well-versed with lab equipment such as BERT, Protocol analyzer etc.
  • Solid understanding of PCB architecture
  • Comfortable programming in a scripting language (e.g., Python) and writing complete programs from scratch (e.g. 5000+ lines of code)
  • Comfortable designing/maintaining flows and methodologies from scratch
  • Ability to break a complex problem into simpler problems and to localize and resolve problems
  • Well organized, punctual, and excellent communication skills
  • BS/MS in electrical engineering with 8+ years of experience with at least 5+ years of experience in PCIE and/or Ethernet system validation
Job Responsibility
Job Responsibility
  • Design system validation testcases, including PCIE gen 5 and Ethernet106G, based on product application specifications/ customer specifications
  • Run system validation tests on customer-facing cards, including DPU accelerator cards, on different systems, and ensuring PCB robustness for different testcases
  • Running Ethernet and PCIE electrical and functional compliance tests, and able to debug issues
  • Debug complex system-level issues spanning different interfaces and provide robust system solutions for them
  • Driving system level specifications for the PCBs to meet system requirements
  • Drive the PCB firmware specifications based on system level specifications
  • Work on the PCB functional bring up
  • Automating system validation flows to reduce run time and efficiently post process results
  • Partner with cross-functional teams, including ASIC, Firmware, and Validation, to ensure seamless product validation
  • Fulltime
Read More
Arrow Right

Senior Verification Engineer

System Validation engineers in this group are responsible for driving validation...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4-6 Years of Experience
  • Bachelors (BS) or Masters (MS/MSc) in Electronics, Electrical or Computer Engineering
  • Experience of Emulation and system level validation for IPs and sub-systems and ASIC products
  • Emulation build skills and knowledge for a subsystem in at least one emulation system
  • Execution of the design in emulation platform and knowledge of hardware and software interplay
  • Knowledge of Validation test content using C, C++
  • Expertise on hardware behavioral language (Verilog, System Verilog)
  • Exposure to producing validation specifications and documentation describing sophisticated designs
  • Ability to work under time-scale pressure and meet ambitious targets without compromising on quality
  • Understanding of the fundamentals of computer architecture, system IP, memory subsystem, accelerator
Job Responsibility
Job Responsibility
  • Work with project team to understand, review the system requirements and deliver emulator testbench specifications
  • Own the development of validation platform in emulation, debug methodology, developing and implementing the test content, finding bugs, and running various validation checks for IPs (CPUs and SystemIPs), Interfaces (like CHI, PCIe etc.) in emulation environment
  • Guide other members of the team as needed to enable the successful completion of project activities
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
Read More
Arrow Right

ASIC Design Engineer II

Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. ...
Location
Location
United States , Cupertino
Salary
Salary:
165200.00 - 223600.00 USD / Year
amazon.de Logo
Amazon Pforzheim GmbH
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree or equivalent
  • 3+ years of non-internship design or architecture (design patterns, reliability and scaling) of new and existing systems experience
  • Strong background in ASIC design
  • Proficiency in SystemVerilog
  • Excellent analytical and problem-solving skills
  • Experience with high-performance and power-efficient designs is highly desirable
  • Familiarity with key components such as interconnects, DMAs, Memory sub-systems, accelerator engines, debug and system level architectures
Job Responsibility
Job Responsibility
  • Develop and implement high-performance, area and power-efficient RTL designs to meet project specifications and targets
  • Conduct in-depth analysis of designs, microarchitectures, and architectures to optimize trade-offs between features, power consumption, performance, and area requirements
  • Create microarchitectures, implement SystemVerilog RTL, and deliver synthesis and timing-clean designs with appropriate constraints
  • Execute lint and clock domain crossing quality checks to ensure design integrity
  • Collaborate closely with cross-functional teams, including architects, fellow designers, verification specialists, pre- and post-silicon validation teams, and synthesis, timing, and back-end experts
What we offer
What we offer
  • Sign-on payments
  • Restricted stock units (RSUs)
  • Health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage)
  • 401(k) matching
  • Paid time off
  • Parental leave
Read More
Arrow Right

Infrastructure Software Engineer

Building cutting-edge model-specific ASICs requires crafting custom infrastructu...
Location
Location
Taiwan , Taipei
Salary
Salary:
Not provided
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Are a systems-minded software engineer who loves building foundational platforms, working close to the metal and cloud, solving high-leverage problems at scale
  • Are a deeply technical engineer who treats infrastructure as a software problem - prioritizing clean abstractions, version control, small change lists, easy roll backs, testing, and long-term maintainability over ad hoc configuration
  • Have strong programming skills in languages such as Python, Go, Rust, and C++, and are comfortable building production-grade tooling
  • Have experience manufacturing hardware working with big name firms in Taiwan
  • Possess expert-level knowledge of Linux, virtualization, containerization, and CI/CD pipelines, with a deep understanding of how to debug, optimize, and scale complex systems
  • Are familiar with Infrastructure as Code tools like OpenTofu, Ansible, or Puppet, and enjoy designing declarative, reproducible infrastructure systems
  • Understand and use PromQL and other telemetry/query languages and have used LLM to extract insight from real-time metrics, and know how to architect and tune observability stacks
  • Have a track record of debugging and resolving difficult hardware-software integration problems across bare-metal systems, networks, and distributed workloads
  • Can lead and mentor technical teams, guiding design decisions and helping others develop sound engineering instincts
  • Have 4+ years of experience in infrastructure engineering, systems programming, or backend software development - ideally in environments where performance, scale, or hardware interaction mattered
Job Responsibility
Job Responsibility
  • Architect and Scale Distributed Compute Systems: Design and build the orchestration layers that drive our hybrid high-performance clusters—enabling simulation, synthesis, and continuous integration of AI ASICs at unprecedented scale
  • Build Infrastructure-as-Code Systems: Develop and maintain a fully programmable infrastructure control plane to ensure reproducibility, auditability, and rapid iteration across the entire stack
  • Optimize End-to-End Developer Experience: Create tools and abstractions that empower engineers to harness massive parallelism without worrying about the underlying complexity
  • Workload Elasticity, Reliability, and Efficiency: Prototype and execute workload orchestration and migration strategies between on-premise and cloud environments, balancing performance, storage availability and replication, uptime, and cost across heterogeneous hardware and compute backends
  • Implement real-time telemetry, tracing systems that surface insights from millions of metrics, enabling proactive debugging and system optimization
  • Push the Limits of Observability: Build a full observability stack that includes dashboards, alerting, automated responses, and a synthetic testing framework to proactively test infrastructure performance and reliability for various application and data flows, ensuring we remain ahead of issues impacting development and productivity workflows
  • Build an integrated, world-class manufacturing infrastructure: in close collaboration with partners to design, test, and ship the highest-quality AI acceleration hardware
What we offer
What we offer
  • Competitive compensation packages including generous equity packages
  • Comprehensive insurance coverage and other top-of-market benefits
  • Fulltime
Read More
Arrow Right

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right

Principal Technical Program Manager (Quantum Hardware and Firmware Systems)

Microsoft Quantum team is dedicated to developing the first scalable, fault-tole...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree AND 6+ years experience in quantum information, physics, materials science, electrical engineering, hardware systems, engineering, or related technical fields OR equivalent experience
  • 3+ years of experience managing cross-functional and/or cross-team projects.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide proof of citizenship, U.S. permanent residency, or other protected status (e.g., under 8 U.S.C. § 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • Ability to leverage AI tools to drive innovation and efficiency (e.g., performance modeling and analysis, research gathering, day to day task automation).
  • Apply AI to accelerate engineering and lab workflows. Design and build AI agents/copilots that assist with experiment setup, log triage, measurement report generation, protocol templating, and knowledge retrieval (e.g., instrument manuals, design docs).
  • Evaluate agentic solutions with measurable metrics and humanintheloop safeguards following Microsoft Responsible AI requirements for generative AI.
  • 10+ years of experience owning and managing multi-year, highly complex hardware and firmware product portfolios involving deep-tech or first-of-a-kind technologies, including board bring-up, System-on-Chip (SoC) bring-up, BIOS and driver development, Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), quantum systems, advanced chip packaging, cryoelectronics, or other high-reliability hardware.
  • Experience managing firmware and hardware product development across the full lifecycle, including R&D, system integration, hardware-software integration, new-technology introduction, and technology transfer from R&D into scaled engineering and manufacturing, including hardware quality systems and development or auditing of test and validation protocols.
  • Experience with hands-on firmware, low-level systems, or advanced hardware R&D, including BIOS, drivers, embedded systems, quantum device development, quantum error correction, measurement/control systems, or similar advanced hardware domains.
Job Responsibility
Job Responsibility
  • Drive Program Execution: Lead comprehensive program management for pivotal quantum hardware initiatives. Oversee all phases, including concept development, engineering design, prototyping, validation, operational scaling, and ongoing delivery. Collaborate closely with system architects, research scientists, and hardware engineers to ensure successful outcomes for each project
  • Strategic Planning & Roadmapping: Work with program management leadership, engineering teams, and executive stakeholders to develop and maintain a clear roadmap for hardware platform advancement. Align technical milestones, allocate resources, manage schedules, and address risks to support Microsoft Quantum’s overarching long-term goals
  • Cross-Disciplinary Coordination: Facilitate collaboration and alignment among teams specializing in quantum device physics, cryoelectronics, materials science, hardware control, manufacturing, supply chain, integration, and cloud hardware operations. Ensure that integrated efforts result in reliable and scalable hardware solutions
  • Supplier & Partner Engagement: Manage relationships with external foundries, research laboratories, equipment vendors, and strategic partners. Foster cross-company collaboration, establish clear requirements, and ensure compliance with Microsoft’s standards for quality, safety, and data security
  • Risk Management: Identify, monitor, and mitigate technical, scheduling, and operational risks throughout program execution. Apply continuous improvement strategies and adjust programs in response to lessons learned and evolving technology trends
  • Agile Delivery: Oversee Agile program processes and ceremonies, promote transparency by conducting regular reviews and updates, and proactively remove obstacles to ensure timely achievement of critical deliverables
  • Customer Focus: Incorporate feedback from internal and pilot customers—including researchers, manufacturing partners, and Azure Quantum platform teams—to guide improvements in hardware and processes
  • Executive Communication: Develop concise, data-driven reports and executive updates that communicate program status, milestones, risks, dependencies, and impact, upholding Microsoft’s high standards for stakeholder engagement and reporting
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

ASIC Design Architect

We are seeking a highly experienced ASIC Networking Architect to join our archit...
Location
Location
United States
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or Computer Science. Ph.D. is a plus
  • Minimum 10+ years in ASIC architecture, with a focus on networking, computing, or high-performance data processing
  • Strong Background in: Computer Architecture: Multicore processing, memory hierarchy optimizations, hardware-software co-design
  • Networking Protocols: Ethernet, TCP/IP, BGP, MPLS, VXLAN, QoS, congestion control mechanisms
  • ASIC Development Lifecycle: RTL design (Verilog/SystemVerilog), verification methodologies (UVM), synthesis, P&R constraints, and tape-out experience
  • High-Speed Interfaces: PCIe Gen6, SerDes, CXL, HBM integration
  • Security & Virtualization: Hardware acceleration for secure packet processing, hypervisor optimizations, and virtual network functions
  • Leadership & Collaboration Skills: Experience working with cross-functional teams spanning hardware, software, and systems
  • Strong problem-solving and analytical abilities with a track record of delivering complex ASIC projects
Job Responsibility
Job Responsibility
  • Architecture Definition: Develop the micro-architecture and high-level design of networking ASICs, ensuring alignment with product goals, performance targets, and industry standards
  • Networking Protocols & Technologies: Design ASICs that support Ethernet (200G/400G/800G+), Programmability, and AI-driven networking enhancements
  • Computer Architecture & Memory Subsystems: Optimize packet processing pipelines, caching strategies, memory architectures (HBM, DDR, TCAM, SRAM), and interconnect fabrics for high-bandwidth, low-latency performance
  • ASIC Design Collaboration: Work with logic design, verification, and physical design teams to ensure smooth RTL implementation, synthesis, timing closure, and signoff
  • Performance Analysis & Optimization: Use simulation and emulation tools to model ASIC performance, validate system throughput, and optimize power/performance trade-offs
  • Security & Reliability Features: Implement security mechanisms such as MACSec, IPsec, and deep packet inspection for trusted networking solutions
  • Industry Trends & Future Technologies: Stay ahead of advancements in disaggregated networking, hardware acceleration (DPUs, SmartNICs), AI-driven networking, and software-defined infrastructure to influence long-term ASIC roadmaps
  • Technical Leadership: Drive architectural innovation and mentor engineers in design methodologies, ASIC lifecycle best practices, and system integration challenges
  • Influence Business decisions: Leverages recognized domain expertise, business acumen, and experience to influence decisions of executive business leadership, outsourced development partners, and industry standards groups
What we offer
What we offer
  • Health & Wellbeing: We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing
  • Personal & Professional Development: We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division
  • Unconditional Inclusion: We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good
  • Fulltime
Read More
Arrow Right

ASIC Engineer Intern, Design

Meta is seeking an ASIC Design Engineer Intern to join our Infrastructure organi...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Knowledge of Verilog or System Verilog or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Intent to return to degree-program after the completion of the internship/co-op
Job Responsibility
Job Responsibility
  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the IPs
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage
  • Support Simulation accelerators and post-Silicon validation
Read More
Arrow Right