CrawlJobs Logo
C
Cisco · IT - Software Development

ASIC Design Verification Engineer

India, Bangalore · Job Posted May 05, 2026
Apply Position
Job Link Share

Job Description

Meet the Team: The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by crafting, developing and testing some of the most sophisticated ASICs being developed in the industry. You will engage in dynamic collaboration with verification engineers, designers, and multi-functional teams, working together to ensure the successful verification of the ASIC throughout its lifecycle. Your Impact: You will contribute to developing Cisco’s progressive data center by crafting industry-leading sophisticated chips, with full exposure to all aspects of our systems and applications, including silicon, hardware, software, telemetry, and security.

Job Responsibility

  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process

Requirements

  • Bachelor’s Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes

Nice to have

  • Scripting experience with Perl and/or Python
  • Experience with data path verification, performance tests
  • Experience with Veloce/Palladium/Zebu/HAPS
  • Formal verification (iev/vc formal) knowledge
  • Demonstrated ability on one or more protocols (PCIe, Ethernet, RDMA, TCP)
Cisco - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Design Verification Engineer

8 matching positions

ASIC Design Verification Engineer

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platf...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

Asic Design Verification Engineer

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
Canada , Markham; Ottawa
Salary
Salary:
128000.00 - 192000.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging RTL code using simulation tools
  • Expert in the UVM concepts and SystemVerilog language
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced in developing UVM based verification frameworks and testbenches, processes and flows
  • Comfortable automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, formal verification
  • Scripting language experience: Perl, Python, Makefile, shell preferred
  • Exposure to leadership or mentorship is an asset
  • Prior exposure to networking protocols such as Ethernet, UAL, LLR, CBFC is desired
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
What we offer
What we offer
  • Benefits offered are described at AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

ASIC Design Verification Engineer Austin, Texas This is not a remote work oppor...
Location
Location
United States , Austin
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Several years of hands-on, in industry RTL verification experience in IP, ASIC, SoC.
  • Deep, practical experience with SystemVerilog and UVM
  • Proven ability to architect and build testbenches from the ground up
  • Block- and/or top-level RTL debug experience — you know how to find what's hiding in the waveform
  • IP familiarity in one or more of: SerDes, PCIe, ARM Subsystems, DSPs/Accelerators, or Ethernet
  • Scripting proficiency — TCL, Python, Perl, or equivalent
  • Clear, confident communicator — you can explain what you found and why it matters
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent hands-on experience.
Job Responsibility
Job Responsibility
  • TLM modeling — building transaction-level models that drive early architectural verification
  • Block- and Top-Level ASIC/IP Verification — owning coverage closure from block to chip
  • Testbench architecture — designing and building UVM environments from scratch, not inheriting someone else's shortcuts
  • SW-driven verification — bridging the gap between hardware and embedded software to verify real-world behavior
What we offer
What we offer
  • Annual bonus opportunity
  • Three medical plan options and a dental plan option
  • Company credits for medical and dental premiums
  • 401(k) Plan with automatic 3% company contribution and matching
  • Basic life insurance and basic accidental death and dismemberment coverage
  • Short-term and long-term disability coverage
  • Stock Purchase Plan
  • Minimum 15 days of accrued vacation
  • Up to 3 personal days per year
  • 11 annual holidays
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...
Location
Location
United States , Santa Clara
Salary
Salary:
106400.00 - 172150.00 USD / Year
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in EE, CE, or CS required or equivalent military experience required
  • MSEE preferred
  • Minimum 3 years experience in ASIC design verification
  • Demonstrated success in taking multiple ASIC products from concept to mass production
  • Expertise in SystemVerilog and UVM
  • Technical strength in the following areas is required: Defining test plans, including comprehensive adversarial testing
  • Developing rich functional coverage models
  • Creating powerful and scalable test benches
  • Implementing sophisticated self-checking infrastructure with reference models and scoreboards
  • Developing reusable constrained-random tests
Job Responsibility
Job Responsibility
  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
  • Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
  • Develop flows, methodologies, and infrastructure for emulation
  • Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
  • Define new tools and methodologies to continuously improve quality and velocity
  • Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
132198.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor’s degree (or foreign equivalent) in Computer Science, Computer Software, Computer Engineering, Electrical and Computer Engineering, Electronics and Telecommunication Engineering, Applied Sciences, Mathematics, Physics, or related field and 1 year of work experience in the job offered or in a computer-related occupation
  • Requires 1 year of experience in the following: Verilog, System Verilog/UVM methodology or C/C++ based verification
  • Block/IP/sub-system or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Implementing Design Verification infrastructure (Testbench, RAL based register verification, Functional coverage, or Regression setup) and executing the full verification cycle
  • Industry standard Bus Protocols, such as AMBA AXI, AHB, or APB
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement IP/SoC verification plans, build verifications test benches to block IP/subsystem/SoC level verification and develop functional tests based Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
149000.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Master's degree (or foreign degree equivalent) in Electrical Engineering, Computer Engineering, Computer Science, Electrical and Computer Engineering, Electronics and Telecommunication Engineering or related field
  • 2 years of work experience in the job offered or related occupation
  • 2 years of experience in Verilog, System Verilog/UVM methodology based verification
  • 2 years of experience in Block/IP/sub-system and/or SoC level verification based on System Verilog UVM based methodologies
  • 2 years of experience in EDA tools and scripting (Python, Shell) used to build tools and flows for verification environments
  • 2 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • 2 years of experience in Developing and executing verification test plans, random stimulus, coverage, and assertions
  • 2 years of experience in debugging and root cause failures and tracking verification completion using metrics
  • 2 years of experience working in a CPU or GPU or HW Accelerator verification
  • 2 years of experience in executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/subsystem/ SoC level verification and develop functional tests
  • Debug, rootcause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with crossfunctional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
186000.00 - 192170.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor's degree (or foreign degree equivalent) in Computer Science, Computer Engineering, Electrical Engineering, Electronics Engineering, or a related field, followed by 3 years of work experience in the job offered or a computer-related occupation
  • Requires 3 years of experience in Verilog, System Verilog/UVM methodology based verification
  • Requires 3 years of experience in Block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM based methodologies
  • Requires 3 years of experience in EDA tools and scripting (C++ or Python, Shell) used to build tools and flows for verification environments
  • Requires 3 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • Requires 3 years of experience in Developing and executing verification testplans, random stimulus, coverage
  • Requires 3 years of experience in Debugging and root cause failures and tracking verification completion using metrics
  • Requires 3 years of experience in Working in a CPU or GPU or SOC or HW Accelerator verification
  • Requires 3 years of experience in Executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/sub-system/SoC level verification and develop functional tests
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
114000.00 - 172000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of hands-on experience in SystemVerilog/UVM methodology or C/C++ based verification
  • 2+ years experience in block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Job Responsibility
Job Responsibility
  • Define and implement block/IP/System on Chip (SoC) verification plans, build verification test benches to enable block/IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right