CrawlJobs Logo

ASIC Design Verification Engineer

United States, Austin · Job Posted May 04, 2026
Apply Position
Job Link Share

Job Description

ASIC Design Verification Engineer Austin, Texas This is not a remote work opportunity Hybrid work schedule Your Work Powers the World's 5G Networks Not a simulation. Not a demo environment. Production silicon running inside live 5G infrastructure across the globe. At Ericsson, the ASICs our IP teams build are the backbone of next-generation 5G networks — and the verification engineers who prove they work are the last line of defense before silicon hits the real world. If you're the kind of engineer who gets energized by hunting down the hardest bugs, building verification environments from the ground up, and knowing that your work ships — this is your role. What You'll Be Doing You'll join Ericsson's ASIC IP organization — a growing, world-class semiconductor team — where you'll take on real ownership across the full verification stack. Expect to dig deep into: TLM modeling — building transaction-level models that drive early architectural verification Block- and Top-Level ASIC/IP Verification — owning coverage closure from block to chip Testbench architecture — designing and building UVM environments from scratch, not inheriting someone else's shortcuts SW-driven verification — bridging the gap between hardware and embedded software to verify real-world behavior This isn't a role where you maintain existing infrastructure. You'll build things, break things, and find the bugs that matter — all in a fast-moving team where your contributions are visible and your growth is a priority. What You Bring Several years of hands-on, in industry RTL verification experience in IP, ASIC, SoC. Deep, practical experience with SystemVerilog and UVM Proven ability to architect and build testbenches from the ground up Block- and/or top-level RTL debug experience — you know how to find what's hiding in the waveform IP familiarity in one or more of: SerDes, PCIe, ARM Subsystems, DSPs/Accelerators, or Ethernet Scripting proficiency — TCL, Python, Perl, or equivalent Clear, confident communicator — you can explain what you found and why it matters Highly Desired Experience: Experience developing full test plans and directed/randomized test cases from scratch Object-oriented programming chops that show up in your verification code Embedded software design and test experience Fluency in the standard Linux/GIT/LSF development environment Hands-on experience with AMBA APB, AXI, ACE-Lite, or CHI interfaces Familiarity with computer architecture — CPU pipelines, memory hierarchies, cache coherency protocols Early leadership instincts and the hunger to grow them Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent hands-on experience. Why Ericsson? Ericsson has been making bold bets for over a century — and we're not slowing down. Here, you won't be building for the status quo. You'll be building what replaces it. What that looks like day to day: A speak-up culture where your ideas get heard and your expertise gets respected Real career mobility — hundreds of opportunities across locations worldwide, in every technical direction you want to grow A team where co-creation and collaboration aren't buzzwords — they're how the best work gets done Genuine commitment to work-life balance and an inclusive environment where every background and perspective makes the work stronger Your opportunity to make an impact here isn't limited. It's unlimited. Ericsson is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. What happens once you apply? Click Here to find all you need to know about what our typical hiring process looks like. Ericsson uses a merit-based hiring approach that values people with different experiences, perspectives and skillsets. We truly believe this approach drives innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity employer, learn more. If you need assistance or to request an accommodation due to a disability, please contact Ericsson at hr.direct.americas@ericsson.com. DISCLAIMER: The above statements are intended to describe the general nature and level of work being performed by employees in this position. They are not an exhaustive list of all responsibilities, duties and skills required for this position, and you may be required to perform additional job tasks as assigned. Primary country and city: USA || Austin, Texas Job details: Developer Primary Recruiter: Jim Everett Compensation and Benefits at Ericsson At Ericsson, we know that our people are the key to our success. We offer a competitive package to help with your individual needs and goals. Your Pay The salary range for this position is dependent on various factors including, but not limited to, location, and the candidate’s combination of job-related knowledge, qualifications, skills, education, training, and experience. Short-Term Variable Compensation Plan (select STV or SIP): Your pay also includes the opportunity for an annual bonus. Actual bonus payouts are based on performance of the business against the unit’s objectives, individual performance, and the individual bonus target. Certain eligibility and pro-ration rules apply. Your Health Ericsson offers excellent health benefits including the choice of three medical plan options and a dental plan option that allow an employee to select the level of coverage that suits their needs. Employees will receive company credits in an amount equal to the cost that Ericsson pays toward the cost of their medical and dental premiums for themselves and eligible covered dependents. Your Financial Security We invest in both your short and long-term financial wellbeing. The Ericsson US 401(k) Plan offers an automatic 3% company contribution and Ericsson match $1 for every $1 you put into the 401(k) Plan on the first 3% of your eligible pay, plus 50 cents on every $1 on the next 2% of eligible pay. When you contribute at least 5% of eligible pay, you are receiving Ericsson's full matching contributions of 4%. Matching and company automatic contributions stop when your total eligible pay for the year reaches the IRS limits. Employees will also receive company credits in an amount equal to the cost of basic life insurance and basic accidental death and dismemberment coverage, as well as short-term and long-term disability coverage. Employees also have the option to participate in Ericsson's Stock Purchase Plan. Your Time Your work-life balance is important to us. New employees are provided a minimum of 15 days of accrued vacation, up to 3 personal days per year, 11 annual holidays, 8 hours of volunteer time, and 80 hours of sick time annually. Please note paid time off is pro-rated based on the employee's start date. Furthermore, Ericsson provides up to 16 weeks of paid maternity leave and 6 weeks of parental or adoption leave at 100% of pay. Additional Benefits Ericsson offers many other company-paid benefits such as financial wellness programs, educational assistance, matching gifts, and recognition programs.

Job Responsibility

  • TLM modeling — building transaction-level models that drive early architectural verification
  • Block- and Top-Level ASIC/IP Verification — owning coverage closure from block to chip
  • Testbench architecture — designing and building UVM environments from scratch, not inheriting someone else's shortcuts
  • SW-driven verification — bridging the gap between hardware and embedded software to verify real-world behavior

Requirements

  • Several years of hands-on, in industry RTL verification experience in IP, ASIC, SoC.
  • Deep, practical experience with SystemVerilog and UVM
  • Proven ability to architect and build testbenches from the ground up
  • Block- and/or top-level RTL debug experience — you know how to find what's hiding in the waveform
  • IP familiarity in one or more of: SerDes, PCIe, ARM Subsystems, DSPs/Accelerators, or Ethernet
  • Scripting proficiency — TCL, Python, Perl, or equivalent
  • Clear, confident communicator — you can explain what you found and why it matters
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent hands-on experience.

Nice to have

  • Experience developing full test plans and directed/randomized test cases from scratch
  • Object-oriented programming chops that show up in your verification code
  • Embedded software design and test experience
  • Fluency in the standard Linux/GIT/LSF development environment
  • Hands-on experience with AMBA APB, AXI, ACE-Lite, or CHI interfaces
  • Familiarity with computer architecture — CPU pipelines, memory hierarchies, cache coherency protocols
  • Early leadership instincts and the hunger to grow them

What we offer

  • Annual bonus opportunity
  • Three medical plan options and a dental plan option
  • Company credits for medical and dental premiums
  • 401(k) Plan with automatic 3% company contribution and matching
  • Basic life insurance and basic accidental death and dismemberment coverage
  • Short-term and long-term disability coverage
  • Stock Purchase Plan
  • Minimum 15 days of accrued vacation
  • Up to 3 personal days per year
  • 11 annual holidays
  • 8 hours of volunteer time
  • 80 hours of sick time annually
  • Up to 16 weeks of paid maternity leave and 6 weeks of parental or adoption leave at 100% of pay
  • Financial wellness programs
  • Educational assistance
  • Matching gifts
  • Recognition programs

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

ASIC Design Verification Engineer

8 matching positions

ASIC Design Verification Engineer

Meet the Team: The Common Hardware Group (CHG) delivers the silicon, optics, and...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platf...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

Asic Design Verification Engineer

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
Canada , Markham; Ottawa
Salary
Salary:
128000.00 - 192000.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging RTL code using simulation tools
  • Expert in the UVM concepts and SystemVerilog language
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced in developing UVM based verification frameworks and testbenches, processes and flows
  • Comfortable automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, formal verification
  • Scripting language experience: Perl, Python, Makefile, shell preferred
  • Exposure to leadership or mentorship is an asset
  • Prior exposure to networking protocols such as Ethernet, UAL, LLR, CBFC is desired
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
What we offer
What we offer
  • Benefits offered are described at AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...
Location
Location
United States , Santa Clara
Salary
Salary:
106400.00 - 172150.00 USD / Year
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in EE, CE, or CS required or equivalent military experience required
  • MSEE preferred
  • Minimum 3 years experience in ASIC design verification
  • Demonstrated success in taking multiple ASIC products from concept to mass production
  • Expertise in SystemVerilog and UVM
  • Technical strength in the following areas is required: Defining test plans, including comprehensive adversarial testing
  • Developing rich functional coverage models
  • Creating powerful and scalable test benches
  • Implementing sophisticated self-checking infrastructure with reference models and scoreboards
  • Developing reusable constrained-random tests
Job Responsibility
Job Responsibility
  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
  • Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
  • Develop flows, methodologies, and infrastructure for emulation
  • Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
  • Define new tools and methodologies to continuously improve quality and velocity
  • Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Austin
Salary
Salary:
132198.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor’s degree (or foreign equivalent) in Computer Science, Computer Software, Computer Engineering, Electrical and Computer Engineering, Electronics and Telecommunication Engineering, Applied Sciences, Mathematics, Physics, or related field and 1 year of work experience in the job offered or in a computer-related occupation
  • Requires 1 year of experience in the following: Verilog, System Verilog/UVM methodology or C/C++ based verification
  • Block/IP/sub-system or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Implementing Design Verification infrastructure (Testbench, RAL based register verification, Functional coverage, or Regression setup) and executing the full verification cycle
  • Industry standard Bus Protocols, such as AMBA AXI, AHB, or APB
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement IP/SoC verification plans, build verifications test benches to block IP/subsystem/SoC level verification and develop functional tests based Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
149000.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Master's degree (or foreign degree equivalent) in Electrical Engineering, Computer Engineering, Computer Science, Electrical and Computer Engineering, Electronics and Telecommunication Engineering or related field
  • 2 years of work experience in the job offered or related occupation
  • 2 years of experience in Verilog, System Verilog/UVM methodology based verification
  • 2 years of experience in Block/IP/sub-system and/or SoC level verification based on System Verilog UVM based methodologies
  • 2 years of experience in EDA tools and scripting (Python, Shell) used to build tools and flows for verification environments
  • 2 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • 2 years of experience in Developing and executing verification test plans, random stimulus, coverage, and assertions
  • 2 years of experience in debugging and root cause failures and tracking verification completion using metrics
  • 2 years of experience working in a CPU or GPU or HW Accelerator verification
  • 2 years of experience in executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/subsystem/ SoC level verification and develop functional tests
  • Debug, rootcause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with crossfunctional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologie...
Location
Location
United States , Sunnyvale
Salary
Salary:
186000.00 - 192170.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Requires a Bachelor's degree (or foreign degree equivalent) in Computer Science, Computer Engineering, Electrical Engineering, Electronics Engineering, or a related field, followed by 3 years of work experience in the job offered or a computer-related occupation
  • Requires 3 years of experience in Verilog, System Verilog/UVM methodology based verification
  • Requires 3 years of experience in Block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM based methodologies
  • Requires 3 years of experience in EDA tools and scripting (C++ or Python, Shell) used to build tools and flows for verification environments
  • Requires 3 years of experience in Implementing Design Verification infrastructure (Testbench, Functional coverage, Regression setup)
  • Requires 3 years of experience in Developing and executing verification testplans, random stimulus, coverage
  • Requires 3 years of experience in Debugging and root cause failures and tracking verification completion using metrics
  • Requires 3 years of experience in Working in a CPU or GPU or SOC or HW Accelerator verification
  • Requires 3 years of experience in Executing a full verification cycle
Job Responsibility
Job Responsibility
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Define and implement ASIC verification plans, build verifications test benches to block IP/sub-system/SoC level verification and develop functional tests
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

ASIC Engineer, Design Verification

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organ...
Location
Location
United States , Sunnyvale
Salary
Salary:
114000.00 - 172000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of hands-on experience in SystemVerilog/UVM methodology or C/C++ based verification
  • 2+ years experience in block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Job Responsibility
Job Responsibility
  • Define and implement block/IP/System on Chip (SoC) verification plans, build verification test benches to enable block/IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right