CrawlJobs Logo
Arcfield Logo Arcfield · IT - Software Development

ASIC Design Team Lead

United States, Home 130611.87 - 239061.79 USD / Year · Job Posted April 23, 2026
Apply Position
Job Link Share

Job Responsibility

  • Lead a team of ASIC design engineers to create a design document that defines the chip's features, performance, and internal components
  • Finish developing, enhancing, and debugging the VHDL/Verifog for the chip
  • Verify the functionality of the design on an HDL simulator (such as ModelSim or Xcelium) and synthesis with Synopsys or Genus
  • Perform clock domain crossing (CDC) and reset domain crossing (RDC) verification
  • Perform Design for Test (DFT) and add specific related logic (i.e. memory BIST and JTAG scan chains) to the design
  • Develop and port the RTL to an FPGA prototyping board
  • Perform place and route of the netlist prior to tapeout, this includes clock tree synthesis (CTS)
  • Help the design team run static timing analysis and power analysis after the CTS and place and route
  • Packaging and an evaluation board for the physical chip must also be performed
  • Supervise the development and maintenance of technical procedures, documentation, and manuals and lead the Design team to compile and analyze operational data and direct tests to establish standards for new designs or modifications to existing equipment, systems, or processes
  • Coordinate and consult with research engineers or scientists and customer representatives to resolve design problems

Requirements

  • Bachelor degree in Hardware or Electrical Engineering (EE) with 12-15 years of experience or a Master's degree in Hardware or Electrical Engineering (EE) with 10-13 years of experience or a Ph.D in Hardware or Electrical Engineering (EE) with 10+ years of experience
  • Must be able to obtain and maintain a Secret clearance
  • Minimum 3 years experience with targeting VHDL designs to Xilinx FPGA's
  • Minimum 3 years experience using Cadence Virtuoso
  • Minimum 5 years experience developing in VHDL and Verilog (or system Verilog)
  • Minimum 3 years experience using ModelSim/QuestaSim

What we offer

  • Health Insurance
  • Life Insurance
  • Paid Time Off
  • Holiday Pay
  • Short Term and Long-Term Disability
  • Retirement and Savings
  • Learning and Development opportunities
  • wellness programs as well as other optional benefit elections
Arcfield - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Design Team Lead

8 matching positions

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering (Design Lead - High-speed IO)

Will be part of team responsible for IO and high speed interface solutions for n...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
  • Working experience (10+ years) in IO including 3-5 years as project leaders
  • Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
  • Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis
  • Should be experienced in high speed design architectures such as SERDES, Equalization schemes
  • Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
  • Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
  • Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage
  • Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
  • Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage
Job Responsibility
Job Responsibility
  • Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes
  • Will architect IO and high speed interface solutions for SanDisk ASIC controllers
  • Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization
  • Provide good technical leadership in problem solving, planning and mentoring junior engineers
  • Propose innovative design solutions and design methodologies
  • Help in building a team and developing processes
  • Fulltime
Read More
Arrow Right

Vlsi Design Verification Manager - Slingshot Asic Team

Hewlett Packard Enterprise is seeking a VLSI Design Verification Manager to lead...
Location
Location
United States , Ft. Collins
Salary
Salary:
142000.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
  • Typically 10+ years of experience in VLSI design verification, with strong hands-on background in pre-silicon DV
  • Strong understanding of SystemVerilog and UVM-based verification methodologies
  • Demonstrated technical leadership in design verification
  • Ability to lead engineers through influence, technical credibility, mentorship, and clear communication
  • Experience with verification planning, coverage-driven verification, regression management, and sign-off readiness
  • Proficiency with DV workflows using industry EDA simulation tools
  • Strong analytical and problem-solving skills
  • Excellent written and verbal communication skills
  • Ability to operate effectively in a multi-site, cross-functional engineering environment
Job Responsibility
Job Responsibility
  • Provide leadership and direction for a team responsible for all phases of pre-silicon design verification, including verification planning, testbench development, coverage closure, regression management, and sign-off reviews
  • Define, own, and evolve design verification methodology, ensuring consistent, high-quality verification practices across block, subsystem, and full-chip scopes
  • Ensure development of robust SystemVerilog/UVM-based environments, including stimulus, scoreboards, checkers, assertions, and functional coverage
  • Drive regression health, failure triage, root-cause isolation, and closure of design issues in close collaboration with logic design and architecture teams
  • Manage project deliverables, schedules, and staffing to meet program milestones and quality goals
  • Recruit, mentor, and develop engineers
  • set performance expectations and support career growth across junior through senior levels
  • Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows
  • Communicate verification status, risks, and readiness clearly to management and cross-functional partners
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

Meet the Team: The Common Hardware Group (CHG) delivers the silicon, optics, and...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right

Principal Quantum Analog Design Lead

As a Principal Quantum Analog Design Lead in the Quantum 1st Party Hardware Appl...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 8+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations
  • Ability to leverage AI tools to drive innovation and efficiency
  • Ability to work in an AI-first environment using modern AI tools to accelerate discovery through hardware development
Job Responsibility
Job Responsibility
  • Coordinate interactions with Quantum Qubit design and Measurement teams to define specifications, architecture, and micro-architecture for Analog IP blocks
  • Own and drive the development of analog IP, including microarchitecture, schematic entry, and verification of complex blocks to meet stringent power, performance, and timing goals
  • Create test plans for verification and post-silicon validation and characterization
  • Design and validate analog blocks in simulation, both pre- and post-layout
  • Drive design reviews, status reports, and schedules to deliver against internal end-to-end milestone quality
  • Coordinate the work of other Analog Designers and Verification teams, audit their output, and provide guidance and direction to deliver high-quality results
  • Develop basic test benches and support verification, Design For Test (DFT), and post-silicon validation activities
  • Collaborate effectively with architects, analog mixed-signal designers, verification engineers, and physical design, DFT, and other front-end design teams
  • Align development methodologies with wider teams and drive continuous improvement to Analog Design Flow and development processes for at-scale execution
  • Fulltime
Read More
Arrow Right

Senior FPGA ASIC Design Engineer

Join a team at the forefront of computing innovation. This is an exceptional opp...
Location
Location
United Kingdom , Penicuik
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience with modern, complex digital processing architectures
  • Deep understanding of FPGA and ASIC design flows, tools, and system-level design
  • Solid software development and integration skills
  • A proven track record of technical leadership, mentoring engineers, and driving projects from concept to delivery
Job Responsibility
Job Responsibility
  • Lead technical discussions and collaborate with system architects, hardware, and software engineers to define and deliver new features
  • Act as a technical mentor to junior engineers through design reviews, best-practice guidance, and day-to-day support
  • Design and implement high-quality, high-performance RTL for new features, modules, and systems
  • Develop software and scripts to configure, control, and test hardware modules and systems
  • Create clear, detailed documentation describing designs and interactions with hardware and software components
  • Debug complex system-level issues, identify root causes, and partner with verification teams to deliver robust solutions
  • Estimate development schedules and test-environment needs, and support junior engineers with project planning
  • Champion continuous improvement in design, validation, and development workflows
  • Take on increasing leadership responsibilities, with a clear path toward senior technical or team management roles
  • Fulltime
Read More
Arrow Right

ASIC Design Verification Engineer

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platf...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree or equivalent experience in EE, CE, or other related field
  • 7+ years of related ASIC design verification experience
  • Proficient in ASIC verification using UVM/System Verilog
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes
Job Responsibility
Job Responsibility
  • Architect block, cluster and top-level DV environment infrastructure
  • Develop DV infrastructure from scratch
  • Maintain and improve existing DV environments
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus
  • Ensure complete verification coverage through implementation and review of code and functional coverage
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance
  • Support testing of design in emulation
  • Lead all aspects of and manage the ASIC bring-up process
  • Fulltime
Read More
Arrow Right