This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
We are seeking a highly motivated ASIC Design Engineer to join our PCIe IP Enablement team. In this role, you will contribute to the design and development of cutting-edge PCIe solutions, focusing on architecture, IP design, RTL implementation, and front-to-back design flows. You will collaborate closely with cross-functional teams to ensure high-quality, power-efficient, and performance-optimized designs.
Job Responsibility:
Define and implement architecture and IP design for PCIe subsystem components
Develop and maintain RTL code for complex digital blocks
Execute front-end and back-end flows, including: LINT, CDC checks
Synthesis and LEC
Static Timing Analysis (STA)
ECO implementation and closure
Apply advanced low-power design techniques and methodologies to meet stringent power targets
Support integration of new features and enhancements in PCIe subsystem
Work with verification, physical design, and architecture teams to ensure seamless design handoff and sign-off
Requirements:
10+ years experience in ASIC RTL design
Solid understanding of low-power design methodologies
Familiarity with PCIe protocol and subsystem architecture (a strong plus)
Proficiency in EDA tools for synthesis, STA, and formal verification
Excellent problem-solving and debugging skills
B.S or M.S. Degree in electrical engineering or equivalent preferred
Nice to have:
Familiarity with PCIe protocol and subsystem architecture (a strong plus)