CrawlJobs Logo

ASIC Design Architect

https://www.hpe.com/ Logo

Hewlett Packard Enterprise

Location Icon

Location:
United States

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

148000.00 - 340500.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

We are seeking a highly experienced ASIC Networking Architect to join our architecture team and help us drive the next-generation networking ASICs. This role requires deep technical expertise in computer architecture, high-speed networking protocols, and silicon design methodologies. The ideal candidate will work cross-functionally with system architects, software, and hardware teams to develop innovative, high-performance ASIC solutions for switching, and datacenter connectivity.

Job Responsibility:

  • Architecture Definition: Develop the micro-architecture and high-level design of networking ASICs, ensuring alignment with product goals, performance targets, and industry standards
  • Networking Protocols & Technologies: Design ASICs that support Ethernet (200G/400G/800G+), Programmability, and AI-driven networking enhancements
  • Computer Architecture & Memory Subsystems: Optimize packet processing pipelines, caching strategies, memory architectures (HBM, DDR, TCAM, SRAM), and interconnect fabrics for high-bandwidth, low-latency performance
  • ASIC Design Collaboration: Work with logic design, verification, and physical design teams to ensure smooth RTL implementation, synthesis, timing closure, and signoff
  • Performance Analysis & Optimization: Use simulation and emulation tools to model ASIC performance, validate system throughput, and optimize power/performance trade-offs
  • Security & Reliability Features: Implement security mechanisms such as MACSec, IPsec, and deep packet inspection for trusted networking solutions
  • Industry Trends & Future Technologies: Stay ahead of advancements in disaggregated networking, hardware acceleration (DPUs, SmartNICs), AI-driven networking, and software-defined infrastructure to influence long-term ASIC roadmaps
  • Technical Leadership: Drive architectural innovation and mentor engineers in design methodologies, ASIC lifecycle best practices, and system integration challenges
  • Influence Business decisions: Leverages recognized domain expertise, business acumen, and experience to influence decisions of executive business leadership, outsourced development partners, and industry standards groups

Requirements:

  • Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or Computer Science. Ph.D. is a plus
  • Minimum 10+ years in ASIC architecture, with a focus on networking, computing, or high-performance data processing
  • Strong Background in: Computer Architecture: Multicore processing, memory hierarchy optimizations, hardware-software co-design
  • Networking Protocols: Ethernet, TCP/IP, BGP, MPLS, VXLAN, QoS, congestion control mechanisms
  • ASIC Development Lifecycle: RTL design (Verilog/SystemVerilog), verification methodologies (UVM), synthesis, P&R constraints, and tape-out experience
  • High-Speed Interfaces: PCIe Gen6, SerDes, CXL, HBM integration
  • Security & Virtualization: Hardware acceleration for secure packet processing, hypervisor optimizations, and virtual network functions
  • Leadership & Collaboration Skills: Experience working with cross-functional teams spanning hardware, software, and systems
  • Strong problem-solving and analytical abilities with a track record of delivering complex ASIC projects

Nice to have:

  • Experience with programmable pipelines and network switch SoCs
  • Prior involvement in datacenter-scale networking
  • Hands-on knowledge of AI/ML accelerators for networking workloads
  • Contributions to IETF/IEEE standards committees
What we offer:
  • Health & Wellbeing: We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing
  • Personal & Professional Development: We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division
  • Unconditional Inclusion: We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good

Additional Information:

Job Posted:
April 23, 2025

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Hewlett Packard Enterprise - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Design Architect

Asic Engineer

This role involves designing, analyzing, and developing ASIC hardware systems as...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 7+ years of ASIC design experience
  • Strong Verilog RTL coding skills
  • Knowledge of Synopsys Design Compiler, Verplex LEC, and Spyglass is desirable
  • Experience designing ASICs for networking protocols (Ethernet, FCoE) is a plus
  • Knowledge of high performance memory subsystems
  • Knowledge of multi-domain clock synchronization and high-speed serial interfaces
  • Strong problem solving and ASIC debugging skills
  • Excellent written and verbal communications skills
  • MSEE or BSEE is required
Job Responsibility
Job Responsibility
  • Define and architect high-performance blocks for the latest, most advanced networking ASICs
  • Perform micro-architecture and logic design to deliver maximum throughput, while using minimum power
  • Collaborate with the verification team in the development of the testplan and assist in debugging test failures
  • Collaborate with the physical design team to develop timing constraints, analyze timing violations, and perform timing fixes
What we offer
What we offer
  • Comprehensive suite of benefits for physical, financial, and emotional wellbeing
  • Specific programs for career development
  • Open communications, empowerment, innovation, teamwork, and customer success culture
  • Pay for performance culture
  • Fulltime
Read More
Arrow Right

ASIC Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3+ years of ASIC design experience
  • Strong Verilog RTL coding skills
  • Knowledge of Synopsys Design Compiler, Verplex LEC, and Spyglass is desirable
  • Experience designing ASICs for networking protocols (Ethernet, FCoE) is a plus
  • Knowledge of high performance memory subsystems
  • Knowledge of multi-domain clock synchronization and high-speed serial interfaces
  • Strong problem solving and ASIC debugging skills
  • Excellent written and verbal communications skills
  • MSEE or BSEE is required
Job Responsibility
Job Responsibility
  • Define and architect high-performance blocks for the latest, most advanced networking ASICs
  • Perform micro-architecture and logic design to deliver maximum throughput, while using minimum power
  • Collaborate with the verification team in the development of the test plan and assist in debugging test failures
  • Collaborate with the physical design team to develop timing constraints, analyze timing violations, and perform timing fixes
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Principal Network Architect

Architect to help define the future of high-performance networking for HPC and A...
Location
Location
United States , Ft. Collins
Salary
Salary:
142000.00 - 310500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
April 27, 2026
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering
  • Typically 10+ years experience
  • Deep understanding of network architecture and system-level design principles
  • Proven experience in evaluating architectural trade-offs and implementing optimization strategies
  • Strong ability to work effectively within cross-functional teams
  • Ability to effectively communicate product architectures, design proposals and negotiate options at business unit and executive levels
Job Responsibility
Job Responsibility
  • Define and document ASIC-level network architecture
  • Research and assess new networking technologies
  • Develop and document system-level network designs
  • Collaborate with network architects, ASIC designers, and software engineers to align architecture with system goals
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right
New

Staff/Principal Design Engineer - Video

The Systems Media IP group is responsible for the development of Image Signal Pr...
Location
Location
United Kingdom , Manchester; Cambridge; Bristol
Salary
Salary:
Not provided
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in ASIC RTL design, ideally for Multimedia IP (ISPs, DPUs, VPUs) or related IP (CPU, GPU, interconnect, memory controllers, high-performance peripherals)
  • Proficiency in System Verilog, Verilog or VHDL
  • Exposure to all stages of design: concept, specification, implementation, testing, documentation, and support
  • Proficiency in UNIX and scripting languages such as TCL, Perl, Python, or shell scripting
  • Prior technical and/or team leadership skills required for more senior positions
Job Responsibility
Job Responsibility
  • Ownership of unit level development or multiple unit hierarchy or technical lead of an overall IP
  • Design and test new hardware modules to implement innovative imaging algorithms and/or video codecs
  • Engage in all aspect of hardware design including architectural investigations and modeling, specifications, design and simulation, backend implementation support and IP maintenance
  • Identify cross Media IP process or methodology improvement opportunities, implementing changes to advance the hardware design efficiency
  • Collaborate closely with colleagues in the verification teams, modelling teams, software driver developers, multimedia architects and imaging researchers
  • Mentor & support other members of the team
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
Read More
Arrow Right
New

Principal System Architect

Are you passionate about shaping the future of smartphones and Windows-on-ARM la...
Location
Location
United Kingdom , Cambridge
Salary
Salary:
Not provided
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven track record in smartphone or laptop (Windows on ARM) SoC hardware architecture or a closely related domain
  • Solid understanding of SoC architecture, microarchitecture, RTL design, and post-silicon validation of complex chips
  • Deep technical knowledge in one or more of the following domains: Power, thermal, and limits management
  • Reset and Boot Architecture
  • Security Architecture
  • 2.5D/3D chiplet technologies
  • Debug & Telemetry Architecture
  • Chipset and platform-level system design
  • Experience with complete ASIC design flows and successful silicon/product commercialization
  • Demonstrated ability to lead through ambiguity, influence across organizational boundaries, and drive execution
Job Responsibility
Job Responsibility
  • Collaborate with engineering leadership and product planning teams to define SoC hardware architecture specifications for mobile and laptop platforms
  • Develop high-level architectural blueprints that guide engineering teams in designing and verifying platforms across these markets
  • Translate technology and market requirements into clear architectural, IP, and software requirements
  • Partner closely with Arm’s technology domain and core teams to ensure architectural readiness aligned with the product roadmap
  • Evaluate and refine architectural proposals, driving cross-functional alignment between hardware, software, and platform groups
  • Design experiments and analyses to explore architectural trade-offs, and lead the development of reference designs and next-generation chiplets/SoCs
  • Represent Arm externally with strong technical credibility — engaging customers, gathering insights, and incorporating feedback to shape future solutions
Read More
Arrow Right
New

FPGA Engineer

As one of the world’s largest market makers, Susquehanna was one of the first hi...
Location
Location
United States , Bala Cynwyd (Philadelphia Area), Pennsylvania
Salary
Salary:
Not provided
sig.com Logo
Susquehanna International Group
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of experience in FPGA or ASIC high level architecture, design, and development using VHDL, Verilog, or System Verilog
  • Prior experience working with high-speed interfaces such as Ethernet and PCIe is preferred
  • Experience with high-level software languages like C#, C, or Java is a plus
  • Bachelor's degree in Electrical Engineering, Computer Science, Engineering, Mathematics or related discipline or its foreign equivalent
Job Responsibility
Job Responsibility
  • Partner with Quantitative Researchers and Strategy Developers to understand challenges and translate requirements into hardware design
  • Architect and design solutions to accelerate key areas of our infrastructure including hardware selection and key functional blocks
  • Implement solutions from the board to API and deploy out to a production environment
  • Work with trading teams and Strategy Developers to continue iterating and improving the performance of our hardware
Read More
Arrow Right

Technologist, ASIC Development Engineering (Design Lead - High-speed IO)

Will be part of team responsible for IO and high speed interface solutions for n...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
  • Working experience (10+ years) in IO including 3-5 years as project leaders
  • Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
  • Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis
  • Should be experienced in high speed design architectures such as SERDES, Equalization schemes
  • Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
  • Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
  • Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage
  • Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
  • Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage
Job Responsibility
Job Responsibility
  • Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes
  • Will architect IO and high speed interface solutions for SanDisk ASIC controllers
  • Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization
  • Provide good technical leadership in problem solving, planning and mentoring junior engineers
  • Propose innovative design solutions and design methodologies
  • Help in building a team and developing processes
  • Fulltime
Read More
Arrow Right

ASIC Microarchitect

As an ASIC Microarchitect, you will play a key role in designing and implementin...
Location
Location
United States , Irvine
Salary
Salary:
Not provided
xcelerium.com Logo
Xcelerium
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s in Computer Engineering or Electrical Engineering
  • 5+ years of experience with microprocessor architecture work culminating in several successful implementations
  • Familiarity with processor architecture, memory and cache subsystems, on-chip interconnects and network-on-chip technology, AXI, …etc
  • Knowledge of RISC-V architectures is a strong plus
  • Strong programming skills in Python, C/C++, Chisel or assembly language is highly desirable
  • Experience with fixed and floating point arithmetic and data path design is desirable
  • Passion for learning new technologies
  • Taking pride in always producing high quality code and documentation
  • Excellent communication skills
  • Comfortable and willing to work with team members from different disciplines, different levels and across time-zones
Job Responsibility
Job Responsibility
  • Architect, design, and implement high-performance, low-power, and area-efficient digital designs for ASICs and SoCs using industry-standard EDA tools
  • Work closely with the physical implementation team to conduct power, performance, and area experiments, evaluating and optimizing different microarchitecture trade-offs
  • Collaborate with performance modelling team to model functionality and explore performance optimizations, ensuring alignment with product requirements
  • Engage with systems and software teams to ensure seamless integration and functionality from design through verification
  • Drive technical innovation by exploring emerging technologies and methodologies, particularly within the RISC-V ecosystem
  • Actively participate in design reviews, code reviews, and contribute to continuous improvement of design methodologies
  • Develop and specify microarchitectures, ensuring great documentation and fostering a culture of collaborative design
  • Optimize microarchitectures through innovative design techniques while balancing power, performance, and area trade-offs
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy